

# AN4989 **Application note**

## STM32 microcontroller debug toolbox

## Introduction

STM32 end-users are sometimes confronted with non- or partially-functional systems during product development. The best approach to use for the debug process is not always obvious, particularly for inexperienced users.

To address the above concerns, this application note provides a toolbox describing the most common debug techniques and their application to popular recommended IDEs for STM32 32-bit ARM<sup>®</sup> Cortex<sup>®</sup> MCUs. It contains detailed information for getting started as well as hints and tips to make the best use of STM32 Software Development Tools in STM32 ecosystem.

This application note applies to the microcontrollers listed in Table 1.

Туре	Sub class
Microcontrollers	STM32 High Performance MCUs STM32 Mainstream MCUs STM32 Ultra Low Power MCUs

#### Table 1. Applicable products

## Contents

1	Fore	word .	
	1.1	Softwa	are versions
	1.2	Acrony	yms
2	STM	32 ecos	system outlines9
	2.1	Hardw	are development tools
		2.1.1	Hardware kits
		2.1.2	ST-LINK probe
		2.1.3	Alternative debugger probes15
	2.2	Softwa	are development tools
		2.2.1	STM32CubeMX
		2.2.2	Partner IDEs
		2.2.3	STMStudio
		2.2.4	ST-LINK utility
	2.3	Embeo	dded software
	2.4	Inform	ation and sharing
		2.4.1	Documentation
		2.4.2	ST Community
		2.4.3	STM32 Education
3	Com	piling f	or debug
	3.1	Optimi	zation
		3.1.1	IAR™ EWARM
		3.1.2	Keil <sup>®</sup> MDK-ARM µVision
		3.1.3	SW4STM32
	3.2	Debug	ging information
		3.2.1	IAR™ EWARM
		3.2.2	Keil <sup>®</sup> -MDK-ARM μVision
		3.2.3	SW4STM32
4	Con	necting	to the board
	4.1	SWD/	JTAG pinout
	4.2	Reset	and connection mode



		4.2.1 Presentation	
		4.2.2 IAR™ EWARM	
		4.2.3 Keil <sup>®</sup> MDK-ARM μVISION	
		4.2.4 SW4STM32	
		4.2.5 ST-LINK utility	
	4.3	Low-power case	40
5	Brea	aking and stepping into code	
	5.1	Debug support for timers, RTC, watchdog, BxCA	N and I <sup>2</sup> C 41
	5.2	Debug performance	41
		5.2.1 IAR™ EWARM	
		5.2.2 Keil <sup>®</sup> MDK-ARM µVISION	
		5.2.3 SW4STM32	
	5.3	Secure platform limitation	
		5.3.1 RDP	
		5.3.2 PCROP	
6	Exce	eption handling	
	6.1	Default weak Handlers	
	6.2	Custom Handlers	
	6.3	Trapping div/0 exception	
		6.3.1 Cortex <sup>®</sup> -M0/M0+ case	
		6.3.2 Cortex <sup>®</sup> -M3/4/7 case	
7	Prin	tf debugging	
	7.1	STM32 Virtual-COM port driver	
	7.2	Printf via UART	
	7.3	Printf via SWO/SWV	
	74	Semihosting	67
		7 4 1 IAR™ FWARM	68
		7.4.2 Keil <sup>®</sup> MDK-ARM µVISION	
		7.4.3 SW4STM32	
8	Deb	ug through hardware exploration	
	8.1	Easy pinout probing with STMicroelectronics have	dware kits
	8.2	Microcontroller clock output (MCO)	



		8.2.1	Configuration with STM32CubeMX7	'1
		8.2.2	HAL_RCC_MCOConfig7	'3
		8.2.3	STM32 Series differences	'4
9	From	debug t	o release	6
10	Troub	leshoot	ing7	7
Appendix	A M	anaging	DBGMCU registers7	8
	A.1	By the S	T-LINK utility	'8
	A.2	By softw	are	'9
	A.3	By debu	gger	0
Appendix	B Us	se Nucle	eo "cutted" ST-LINK as stand-alone VCP 8	9
Appendix	C M	anaging	various targets on the same PC	2
Appendix	D Co	ortex <sup>®</sup> -N	I debug capabilities reminder	7
Revision	history	/		8



# List of tables

Applicable products	1
ST-LINK software pack 1	4
STMicroelectronics documentation guide	21
STM32 Series RDP protection extension 4	7
STM32 USART vs. PC terminal WordLength example	<b>i</b> 1
Troubleshooting	7
STM32 Series vs. debug capabilties	17
Document revision history	8
	Applicable products       1         ST-LINK software pack.       1         STMicroelectronics documentation guide.       2         STM32 Series RDP protection extension       4         STM32 USART vs. PC terminal WordLength example.       6         Troubleshooting       7         STM32 Series vs. debug capabilities       9         Document revision history       9



# List of figures

Figure 1.	STM32 ecosystem overview	9
Figure 2.	Nucleo-144, Nucleo-64 and Nucleo-32 boards.	. 10
Figure 3.	Discovery board example	. 11
Figure 4.	EVAL board example	. 12
Figure 5.	ST-LINK, ST-LINK/V2, and ST-LINK/V2-ISOL stand-alone probes	. 13
Figure 6.	On-board ST-LINK/V2 on Nucleo	. 13
Figure 7.	STM32 software development tools	. 15
Figure 8.	STM32CubeProjectList screenshot	. 21
Figure 9.	Get connected to STM32 world	. 21
Figure 10.	IAR™ EWARM Optimization option	. 23
Figure 11.	Keil <sup>®</sup> uVision Code Optimization option	. 24
Figure 12.	SW4STM32 Optimization Level setting	. 25
Figure 13.	IAR <sup>™</sup> Generate debug Information option	. 26
Figure 14.	Keil <sup>®</sup> Debug Information option	. 27
Figure 15.	SW4STM32 Debug information option	. 28
Figure 16.	SWD pins PA13 and PA14 in Reset state under STM32CubeMX	. 29
Figure 17.	SWD pins PA13 and PA14 in Reserved but inactive state	
	under STM32CubeMX	. 30
Figure 18.	SWD pins PA13 and PA14 in Active State under STM32CubeMX.	. 30
Figure 19.	Reset Mode in IAR8.10: screenshot	32
Figure 20.	Connect and Reset option Keil <sup>®</sup>	. 33
Figure 21.	Keil <sup>®</sup> hotplug step1	. 34
Figure 22	Keil <sup>®</sup> hotplug step2	35
Figure 23	Keil <sup>®</sup> hotplug step3	36
Figure 24	Access to Generator Ontions in SW4STM32 V2 0 0	37
Figure 25	Select Generator Options Reset Mode in SW4STM32 V2.0.0	38
Figure 26.	Connection and reset mode in ST-Link utility	. 39
Figure 27	IAR™ FWARM ST-LINK SWD Speed setting	42
Figure 28	Keil <sup>®</sup> SWD Speed Setting	43
Figure 29	Access to Generator Ontions in SW4STM32 V2 0 0	44
Figure 30	Generator Options Connection Setup in SW4STM32 V2.0.0	45
Figure 31	Asking for Handler code generation	49
Figure 32	Keil <sup>®</sup> Access to Show Caller Code in Contextual menu	. 10
Figure 33	Cortex <sup>®</sup> -M3 SCB_CCR Description	. 52
Figure 34	Cortex-M3 SCB_CESR Description	. 52
Figure 35	IAR™ excention handling	53
Figure 36	Keil <sup>®</sup> System Control and Configure	. 54
Figure 37	Keil <sup>®</sup> Fault Reports	55
Figure 38	SW4STM32 SCB register access	56
Figure 39	Virtual-COM port on Windows <sup>®</sup> PC	58
Figure 40	USART Pinout configuration with STM32CubeMX	59
Figure 41	USART2 setting with STM32CubeMX	60
Figure 42	SWO Pin configuration with STM32CubeMX	62
Figure $43$	Semihosting/SWO configuration with IAR™	63
Figure 44	IAR™ SWO Clock setting	64
Figure 45	SWO Configuration with Keil <sup>®</sup>	65
Figure 46	Access to SWV in Keil <sup>®</sup>	65
Figure 47	SWV in ST-I INK utility	67
i igui e Tr.		. 01



Figure 48. Figure 50. Figure 51. Figure 52. Figure 53. Figure 54. Figure 55. Figure 56. Figure 57. Figure 58. Figure 59. Figure 60. Figure 61. Figure 62. Figure 63. Figure 63. Figure 64. Figure 65. Figure 65. Figure 66. Figure 67. Figure 68. Figure 70. Figure 71. Figure 72. Figure 73. Figure 74.	Semihosting configuration in IAR™       68         Semihosting procedure in SW4STM32.       69         Getting SW4STM32 reference version (1/2).       70         Getting SW4STM32 reference version (2/2).       70         MCO pin selection in STM32CubeMX       71         MCO alternate pin highlight exemple with L073.       72         MCO Multiplexer in STM32CubeMX Clock Configuration Pane       73         STM32F4/F7 dual MCO capabilities.       75         ST-LINK utility Enable Low-Power debug option       78         DBMCU Register LL Library Functions.       79         DBGMCU_CR HAL Library Functions       80         Access to DBGMCU register with IAR™       81         EWARM C-SPY <sup>®</sup> Macro script setting       82         Accessing DBGMCU register in Keil <sup>®</sup> MDK-ARM µVision (1/2).       83         Accessing DBGMCU register in Keil <sup>®</sup> MDK-ARM µVision (2/2)).       84         Keil <sup>®</sup> Initialization script setting.       85         Access to Generator Options in SW4STM32 V2.0.0       86         Generator Options debug MCU in SW4STM32 V2.0.0       87         Runtime R/W access to DBGMCU register with SW4STM32.       88         ST-LINK stand-alone part of Nucleo-L476RG as VCP       90         Virtual-COM port on PC side       91         ST-LINK utility target sele
Figure 74. Figure 75.	Probe selection prompt setting on IAR <sup>™</sup>
i igule / 0.	



## 1 Foreword

### 1.1 Software versions

The various examples in this application note are illustrated on basis of the following versions of the tools:

- IAR™ EWARM: V8.10.1
- Keil<sup>®</sup> MDK-ARM µVision: V5.22
- SW4STM32: V2.0.0
- ST-LINK utility: V4.0.0

### 1.2 Acronyms

- AN: Application note
- CMSIS: Cortex microcontroller software interface standard
- HAL: Hardware abstraction layer (software library)
- IDE: Integrated development environment
- JTAG: Joint Test Action Group
- MCO: Microcontroller clock output
- MCU: Microcontroller unit
- NVIC: Nested vector interrupt controller
- PM: Programming manual
- RM: Reference manual
- SB: Solder bridge
- SWD: Serial wire debug
- SWO: Single wire output
- SWV: Single wire viewer
- VCP: Virtual-COM port



## 2 STM32 ecosystem outlines

STMicroelectronics and its partners are providing a full hardware and software ecosystem to support rapid evaluation, prototyping, and productizing of complete systems using STM32 microcontrollers.

As presented in *Figure 1*, the ecosystem is composed of all the collaterals required to develop a project with STM32.





This chapter provides a global overview of the main elements composing the ecosystem, outlining debug features and useful pointers, in order to guide the user among available resources.

## 2.1 Hardware development tools

This section introduces the range of available development tools from hardware kits to ST-LINK probes and alternative debugger interfaces.

### 2.1.1 Hardware kits

This section lists the hardware kits provided by STMicroelectronics for STM32-based development:

- Nucleo boards
- Discovery kits
- Evaluation boards (EVAL)



#### Nucleo boards

STM32 Nucleo boards are affordable solutions for user willing to try out new ideas and to quickly create prototypes based on STM32 MCU.



#### Figure 2. Nucleo-144, Nucleo-64 and Nucleo-32 boards

STM32 Nucleo boards feature the same connectors. They can easily be extended with a large number of specialized application hardware add-ons.

Nucleo-144 boards include ST Zio connector, which is an extension of Arduino™ Uno rev3, and ST morpho connector.

Nucleo-64 boards include Arduino<sup>™</sup> Uno rev3 and ST morpho connectors.

Nucleo-32 boards include Arduino<sup>™</sup> Nano connectors.

All STM32 Nucleo boards integrate an ST-LINK debugger/programmer, so there is no need for a separate probe.

A complete description of the embedded ST-LINK features is provided in *Section 2.1.2: ST-LINK probe on page 13*. Additional information and access to Nucleo boards complete documentation sets are available at *www.st.com*.



Note:

#### **Discovery kits**

STM32 Discovery kits are a cheap and complete solution for the evaluation of the outstanding capabilities of STM32 MCUs. They carry the necessary infrastructure for demonstration of specific device characteristics, the HAL library, and comprehensive software examples allow to fully benefit from the devices features and added values.





Extension connectors give access to most of the device's I/Os and make the connection of add-on hardware possible.

With the integrated debugger/programmer the Discovery kits are ideal for prototyping.

A complete description of the embedded ST-LINK features is provided in *Section 2.1.2: ST-LINK probe on page 13*. Additional information and access to Discovery kits complete documentation sets are available at *www.st.com*.



### EVAL boards

STM32 MCU EVAL boards have been designed as a complete demonstration and development platform for the  $ARM^{\$}$  Cortex<sup>®</sup> STM32 MCUs.





They carry external circuitry, such as transceivers, sensors, memory interfaces, displays and many more. The EVAL boards can be considered as a reference design for application development.

EVAL boards have integrated ST-LINK (USB Type-B connector). For complete description of the embedded ST-LINK features refer to *Section 2.1.2: ST-LINK probe*.

EVAL board has direct access to JTAG/Traces signal through dedicated ARM<sup>®</sup> JTAG 20-pin connector allowing advanced debug (ETM). For usage of ETM traces refer to *Section 2.1.3: Alternative debugger probes on page 15.* 

The usage of a stand-alone probe may require some jumper and solder bridge adaptation from default. Refer to the specific board user manual.

For further information and access to complete documentation visit www.st.com/stm32evaltools

DocID030181 Rev 2



### 2.1.2 ST-LINK probe

The ST-LINK is the JTAG/Serial Wire Debug (SWD) interface used to communicate with any STM32 microcontroller located on an application board.

It is available as:

- Stand-alone in-circuit debugger
- Embedded in all STM32 hardware kits (Nucleo boards, Discovery kits, EVAL boards)

*Figure 5* shows the first ST-LINK version on the left and the ST-LINK/V2 and ST-LINK/V2-ISOL stand-alone probes on the right.

Figure 5. ST-LINK, ST-LINK/V2, and ST-LINK/V2-ISOL stand-alone probes



*Figure 6* shows an example of an embedded ST-LINK/V2 as part of a Nucleo board.



Figure 6. On-board ST-LINK/V2 on Nucleo



DocID030181 Rev 2

Both stand-alone and embedded versions share the same ST-LINK/V2 basic features:

- 5 V power supplied by a USB connector
- USB 2.0 full-speed-compatible interface
- USB standard A to Mini- B cable
- JTAG/serial wire debug (SWD) specific features:
  - 1.65 V to 3.6 V application voltage supported on the JTAG/SWD interface and 5 V tolerant inputs
  - JTAG cable for connection to a standard JTAG 20-pin pitch 2.54 mm connector
  - JTAG supported
  - SWD and serial wire viewer (SWV) communication supported
- Device Firmware Upgrade (DFU) feature supported
- Status LED which blinks during communication with the PC
- Operating temperature 0 °C to 50 °C
- 1000 V rms high-isolation voltage (ST-LINK/V2-ISOL only)

Embedded versions usually supports the following additional features:

- Virtual-COM-port interface on USB. (VCP)
- Mass storage interface on USB

The availability of these additional features depends on software version.

In order to identify the ST-LINK version on a board and the related features associated with it, please refer STMicroelectronics technical note *Overview of the ST-LINK embedded in STM32 MCU Nucleo, Discovery Kits and Eval Boards* (TN1235).

On-board ST-LINK does not support JTAG port.

Note: For Nucleo and Discovery, JTAG port signal can be wired through Morpho / Arduino™ connectors. On EVAL boards, there is a dedicated 20-pin connector.

The use of ST-LINK requires the software packages listed in Table 2.

	Table 2. 01-Link Software pack
Part Number	Description
STSW-LINK004	STM32 ST-LINK utility (refer to Section 2.2.4: ST-LINK utility on page 19)
STSW-LINK007	ST-LINK, ST-LINK/V2, ST-LINK/V2-1 firmware upgrade
STSW-LINK009	ST-LINK, ST-LINK/V2, ST-LINK/V2-1 USB driver signed for Windows <sup>®</sup> 7, Windows <sup>®</sup> 8, Windows <sup>®</sup> 10

#### Table 2. ST-LINK software pack

Note: STSW-LINK007 is included in STSW-LINK004.

STSW-LINK009 is included in most IDE installation packages (IAR<sup>m</sup>, Keil<sup>®</sup>, SW4STM32) and tools.

Tip: It is recommended to use the latest firmware version of the on-board ST-LINK interface. Firmware upgrade can be performed thanks to the ST-LINK utility software (refer to Section 2.2.4: ST-LINK utility on page 19).



### 2.1.3 Alternative debugger probes

J-LINK (Segger), I-Jet<sup>™</sup> (IAR<sup>™</sup>), and U-LINK (Keil<sup>®</sup>) are the most common alternatives providing features equivalent to the ones provided by ST-LINK.

For most advanced debugging needs, requiring heavy traffic or ETM port tracing, ST recommends to use:

- U-Link Pro in combination with Keil<sup>®</sup> MDK-ARM µVISION
- I-Jet<sup>™</sup> Trace in combination with IAR<sup>™</sup> EWARM

For a complete catalog of solutions, refer to www.st.com.

## 2.2 Software development tools

The STM32 family of 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M core-based microcontrollers is supported by a complete range of software tools.

It encompasses traditional integrated development environments - IDEs with C/C++ compilers and debuggers from major third-parties that are complemented with tools from ST allowing to configure and initialize the MCU or monitor its behavior in run time.

It offers a complete flow, from configuration up to monitoring as illustrated in *Figure 7*.



#### Figure 7. STM32 software development tools



### 2.2.1 STM32CubeMX

STM32CubeMX is a graphical tool that allows to easily configure STM32 microcontrollers and to generate the corresponding initialization C code through a step-by-step process.

- The first step consists in selecting the STM32 microcontroller that matches the required set of peripherals. MCU can be selected as stand-alone for custom PCB (MCU Selector) or pre-integrated into one of STMicroelectronics hardware kit (Board Selector)
- 2. In the second step, the user must configure each required embedded software thanks to a pinout-conflict solver, a clock-tree setting helper, a power-consumption calculator, and a utility performing MCU peripheral configuration (GPIO, USART, and others) and middleware stacks (USB, TCP/IP, and others).
- 3. Finally, the user launches the generation of the initialization C code based on the selected configuration. This code is ready to be used within several development environments. The user code is kept at the next code generation.

#### Key features

- Intuitive STM32 microcontroller selection
- Microcontroller graphical configuration
- Pinout with automatic conflict resolution
- Clock tree with dynamic validation of configuration
- Peripherals and middleware functional modes and initialization with dynamic validation of parameter constraints
- Power consumption calculation for a user-defined application sequence
- C code project generation covering STM32 microcontroller initialization compliant with IAR™, Keil<sup>®</sup> and GCC compilers.
- Available as a standalone software running on Windows<sup>®</sup>, Linux<sup>®</sup>, and macOS<sup>™</sup> operating systems, or through Eclipse plug-in



### 2.2.2 Partner IDEs

In this application note, all topics are declined for the three main IDEs:

- 1. IAR™ EWARM
- 2. Keil<sup>®</sup> MDK-ARM µVISION
- 3. SW4STM32

### IAR™ EWARM

The IAR Embedded Workbench<sup>®</sup> for ARM<sup>®</sup> (IAR<sup>™</sup> EWARM) is a software development suite delivered with ready-made device configuration files, flash loaders and 4300 example projects included. IAR Systems<sup>®</sup> and STMicroelectronics closely cooperate in supporting 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M based microcontrollers.

#### **Key Features**

- Key components:
  - Integrated development environment with project management tools and editor
  - Highly optimizing C and C++ compiler for ARM<sup>®</sup>
  - Automatic checking of MISRA C rules (MISRA C:2004)
  - ARM<sup>®</sup> EABI and CMSIS compliance
  - Extensive HW target system support
  - Optional I-jet<sup>™</sup> and JTAGjet<sup>™</sup>-Trace in-circuit debugging probes
  - Power debugging to visualize power consumption in correlation with source code
  - Run-time libraries including source code
  - Relocating ARM<sup>®</sup> assembler
  - Linker and librarian tools
  - C-SPY  $^{\mbox{\ensuremath{\mathbb{R}}}}$  debugger with ARM  $^{\mbox{\ensuremath{\mathbb{R}}}}$  simulator, JTAG support and support for RTOS-aware bugging on hardware
  - RTOS plugins available from IAR™ Systems and RTOS vendors
  - Over 3100 sample projects for EVAL boards from many different manufacturers
  - User and reference guides in PDF format
  - Context-sensitive on-line help
- Chip-specific support:
  - 4300 example projects included for STMicroelectronics EVAL boards
  - Support for 4 Gbyte applications in ARM<sup>®</sup> and Thumb<sup>®</sup> mode
  - Each function can be compiled in  $ARM^{\textcircled{R}}$  or  $Thumb^{\textcircled{R}}$  mode
  - VFP Vector Floating Point co-processor code generation
- Intrinsic NEON™ support
- ST-LINK and ST-LINK V2 support

This product is supplied by a third party not affiliated to ST. For the latest information on the specification, refer to the IAR<sup>™</sup> web site at http://www.iar.com.

### <u>Keil<sup>®</sup> MDK-ARM µVision</u>

The MDK-ARM-STM32 is a complete software development environment for  $Cortex^{\mbox{\ensuremath{\mathbb{R}}}}$ -M microcontroller-based devices. It includes the  $\mu$ Vision IDE/Debugger, ARM<sup>®</sup>C/C++ compiler



and essential middleware components. The STM32 peripherals can be configured using STM32CubeMX and the resulting project exported to MDK-ARM.

Free MDK-ARM licenses can be activated for both STM32F0 and STM32L0 Series using the following Product Serial Number (PSN): U1E21-CM9GY-L3G4L.

This product is supplied by a third party not affiliated to ST. For the latest information on the specification refer to the third party's website: http://www2.keil.com/stmicroelectronics-stm32.

#### **Key Features**

- Complete support for Cortex<sup>®</sup>-M devices
- ARM<sup>®</sup> C/C++ compilation toolchain
- uVision IDE, debugger and simulation environment
- CMSIS Cortex<sup>®</sup> Microcontroller Software Interface Standard compliant
- ST-LINK support
- Multi-language support: English, Chinese, Japanese, Korean

#### SW4STM32

The System Workbench for STM32 toolchain, called SW4STM32, is a free multi-OS software development environment based on Eclipse, which supports the full range of STM32 microcontrollers and associated boards.

The SW4STM32 toolchain may be obtained from the website www.openstm32.org, which includes forums, blogs, and trainings for technical support. Once registered to this site, users get installation instructions at the Documentation > System Workbench page to proceed with the download of the free toolchain.

The SW4STM32 toolchain and its collaborative website have been built in collaboration with AC6, a service company providing training and consultancy on embedded systems.

This product is supplied by a third party not affiliated to ST. For the latest information on the specification, refer to the third party's website: www.ac6.fr.

#### **Key Features**

- Comprehensive support for STM32 microcontrollers, STM32 Nucleo boards, Discovery kits and EVAL boards, as well as STM32 firmware (Standard Peripheral library or STM32Cube HAL)
- GCC C/C++ compiler
- GDB-based debugger
- Eclipse IDE with team-work management
- ST-LINK support
- No code size limit
- Multiple OS support: Windows<sup>®</sup> (32 and 64 bits), Linux (64 bits) and MacOS™

In case of installation or update through the *Eclipse Help* -> *Install New software...* menu, the following dependences for SW4STM32 V2.0.0 are required:

- Eclipse Mars2 or Neon
- CDT 8.8.1
- Java 1.8



All above dependences are properly managed in case of All-in-one installer package or through *Help* -> *Check For Updates* (recommended).

#### 2.2.3 STMStudio

STMicroelectronics STMStudio helps debug and diagnose STM32 applications at run time by reading and displaying their variables in real-time.

Running on a PC, STM Studio interfaces with STM32 MCUs via the standard ST-LINK probe.

STMStudio is a non-intrusive tool, preserving the real-time behavior of applications.

STMStudio perfectly complements traditional debugging tools to fine tune applications. It is well suited for debugging applications which cannot be stopped, such as motor control applications.

Different graphic views are available to match the needs of debugging and diagnosis or to demonstrate application behavior.

#### **Key Features**

- Runs on PCs with Microsoft<sup>®</sup> Windows<sup>®</sup> OS (XP, Vista, 7, 8, or 10)
- Connects to any STM32 via ST-LINK (JTAG or SWD protocols)
- Reads on-the-fly (non intrusive) variables from RAM while application is running
- Parses DWARF debugging information in the ELF application executable file
- Two types of viewer:
  - Variable viewer: real-time waveforms, oscilloscope-like graphs
  - TouchPoint viewer: association of two variables, one on the X axis, one on the Y axis
- Possibility to log data into a file, and replay later (exhaustive record display, not realtime)

More information about the way to use STMStudio are available in STMicroelectronics user manual *Getting started with STMStudio* (UM1025).

### 2.2.4 ST-LINK utility

STM32 ST-LINK utility (STSW-LINK004) is a full-featured software interface for programming STM32 microcontrollers.

It provides an easy-to-use and efficient environment for reading, writing and verifying a memory device.

The tool offers a wide range of features to program STM32 internal memories (Flash, RAM, OTP and others), external memories, to verify the programming content (checksum, verify during and after programming, compare with file) and to automate STM32 programming.

STM32 ST-LINK utility is delivered with a graphical user interface (GUI) and with a command line interface (CLI).



#### **Key Features**

- Free software
- Supports Motorola S19, Intel HEX and binary formats
- Load, Edit and Save executable and data files generated by the Assembler/Linker or C compilers
- Erase, Program, View and Verify device Flash memory contents
- Program, Erase and Verify external memories with examples of external flash loaders, for users to develop loaders for specific external memories
- Automate STM32 programming (Erase, Verify, Programming, Configuring option bytes, calculate checksum)
- Programming One Time Programmable memory
- Supports Programming and Configuring Option bytes
- Offers a command line interface
- Compare file with target memory
- Supports memory and core status view in Live-update mode
- ST-LINK/V2 firmware upgrade

In debug context ST-LINK is useful:

- To check and update ST-LINK/V2 firmware in case of connection issue
- Recover connection to a board in case of stuck in permanent Low-power or secure state.
- Usage of SWV for printf debugging (Refer to *Chapter 7: Printf debugging on page 58*)

Refer to STMicroelectronics user manual *STM32 ST-LINK utility software description* (UM0892).

### 2.3 Embedded software

The STM32Cube embedded software libraries provides:

- The HAL hardware abstraction layer, enabling portability between different STM32 devices via standardized API calls
- The Low-Layer (LL) APIs, a light-weight, optimized, expert oriented set of APIs designed for both performance and runtime efficiency
- A collection of Middleware components, like RTOS, USB library, file system, TCP/IP stack, Touch sensing library or Graphic Library (depending on the MCU series)
- A complete set of code examples running on STMicroelectronics boards: STM32 Nucleo, Discovery kits and EVAL boards
- Tip: There is a fair chance that a Cube Project example matches the project in design. At project start or if an issue is met, it is worth browsing the complete project list package content available in CubeLibraryFolder\Projects\ STM32CubeProjectsList.html (refer to *Figure 8*).



Level	Module Name	Project Name	Description	STM32L432KC- Nucleo	STM32L476G_EVAL	STM32L476RG Nucleo
		UART_Printf	This example shows how to re-route the C library printf function to the UART.	-	X	
		UART_TwoBoards_ComDMA	This example describes an UART transmission (transmit/receive) in DMA mode between two boards.	X	-	Х
	UARI	UART_TwoBoards_ComIT	This example describes an UART transmission (transmit/receive) in interrupt	X		X

#### Figure 8. STM32CubeProjectList screenshot

## 2.4 Information and sharing

STMicroelectronics offers a very complete and wide range of solution on the web to get connected to STM32 World.



### Figure 9. Get connected to STM32 world

### 2.4.1 Documentation

Several types of documentation are available on *www.st.com*. *Table 3* provides a reminder of the main technical documents with a short description of their contents.

Acronym	Name	Content
DB	Data Brief	Preliminary Product Specification before complete maturity
DS	Data Sheet	Product Specifications, Hardware feature and Electrical Characteristics (Pinout/Alternate function definition table, Memory Map, Electrical Characterization etc.)
RM	Reference Manual	How to use the targeted microcontroller series, memory and peripherals.(registers details, default/reset value etc.)
AN	Application Note	"How to make" guide helping to achieve a specific application with the targeted MCU.
UM	User Manual	"How To Use" guide for a specific software of hardware product (board, software tools etc.)
TN	Technical Note	Very brief document addressing single technical aspect. Can be seen as a complement of AN or UM documents
ES	Errata Sheet	Contained known issues and device limitation.
PM	Programmer Manual	Target software developer with a full description of the STM32 Cortex <sup>®</sup> -M processor programming model, instruction set and core peripherals

Table 3. STMicroelectronics documentation guid
--



Tip: The MCU Finder application can be useful for document access and bookmarking in addition to its primary usage for identifying the suitable STM32 product. The MCU Finder application is available for use on PC, smartphone, and tablet. More information is available on *www.st.com*.



AN4989

Trick: When an Internet search engine is used to get access to STMicroelectronics documents, it is advised to search with an explicit mention of STMicroelectonics web site so that references to genuine documents are obtained. In the Google Toolbar™ search bar, the following syntax can be used: "[Document reference or key word]" site:*www.st.com* filetype:pdf

### 2.4.2 ST Community

STMicroelectronics new community is now live and ready for receiving questions, sharing projects and collaborating among fellow community members. The focus is on collaboration because the primary purpose of this community is to share with peers and help them in a transparent way that showcases the world of STMicroelectronics products, activities and achievements.

The home page of ST Community is https://community.st.com/welcome.

For any problem met, it is interesting to first browse the STM32 Forum for related topics and eventually to post a new one if no relevant thread is found.

#### 2.4.3 STM32 Education

STM32 education material is available on-line at *www.st.com* (search for STM32 Education).

This site provides free educational resources created by STMicroelectronics engineers for bringing an STM32 project to life.

On this site, a user learns at his own pace, watches classes as per his own schedule, anytime, anywhere, on any device, or apply to one of the live learning sessions led by STMicroelectronics experts at a nearby location.

Content:

- Online Training
- MOOC
- Videos
- Webinar
- Textbooks
- ST training courses
- Partner training courses



## 3 Compiling for debug

This chapter reviews the various options for debug-friendly compiling solutions.

## 3.1 Optimization

Compiler are usually configured by default to optimize performance and/or code size. In most cases, this reduces or even prevents program debugging.

The most common symptoms resulting from code optimization are:

- Problem to set or reach a breakpoint. Some lines are not accessible.
- Impossibility to evaluate a variable (watch feature).
- Inconsistency while stepping (what I get, is not what I see).

Therefore, for efficient debugging it is recommended to modify the code optimization option.

### 3.1.1 IAR<sup>™</sup> EWARM

In Project option -> C/C++Compiler -> Optimization

Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler	Factory Settings         Multi-file Compilation         Discard Unused Publics         Diagnostics       MISRA-C:2004         MISRA-C:1998       Encodings         Extra Options         Language 1       Language 2         Code       Optimizations         Output       List         Preprocessor
Output Converter Custom Build Build Actions Linker Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro ST-LINK	Level None Low Medium High Size No size constraints Enabled transformations: Common subexpression elimination Loop unrolling Function inlining Code motion Type-based alias analysis Static clustering Instruction scheduling Vectorization
TI MSP-FET TI XDS	

Figure 10. IAR™ EWARM Optimization option



## 3.1.2 Keil<sup>®</sup> MDK-ARM µVision

### In Project Option->C/C++->Optimization

Figure 11. Keil<sup>®</sup>  $\mu$ Vision Code Optimization option

evice Target Output Listing Use	er C/C++ Asm Linker Debug Utilities	
Preprocessor Symbols		
Define: USE_HAL_DRIVER,S	5TM32F302x8	
Undefine:		
Language / Code Generation		
Execute-only Code	Strict ANSI C	Warnings:
Optimization: Level 0 (-00)	Enum Container always int	All Warnings 🗨
Optimize fo	Plain Char is Signed	🔲 Thumb Mode
Split Load (Level 1 (-00)	Read-Only Position Independent	No Auto Includes
One ELF S Level 2 (-O2) Level 3 (-O3)	Read-Write Position Independent	C99 Mode
Include/Inc;/Drivers/STM32	F3xx_HAL_Driver/Inc;/Drivers/STM32F3xx_HAL_Driver/	/Inc/Legacy:/Drivers/CMSIS/I
Misc Controls		
Compiler control string ./Drivers/STM32F3xx ./Drivers/CMSIS/Dev	DMICROLIB -g -00apcs=interworksplit_sections -I . _HAL_Driver/Inc -I/Drivers/STM32F3xx_HAL_Driver/Inc; ice/ST/STM32F3xx/Include -I/Drivers/CMSIS/IncludeC	,/Inc -I ▲ /Legacy -I ©99 ▼
		Help

 ${\rm Keil}^{\rm (I\!\!R}$  documentation suggests that Level1 (-O1) can be a suitable alternative for debug.

Refer to www.keil.com support page *Compiler optimization levels and the debug view* for details.



### 3.1.3 SW4STM32

#### In project Properties->Settings->Tool Settings->MCU GCC Compiler->Optimization

She meet row	Settings	
<ul> <li>&gt; Resource Builders</li> <li>2 C/C++ Build Build Variables Environment Logging Settings Tool Chain Editor     <li>&gt; C/C++ General Linux Tools Path Project References Run/Debug Settings     <li>&gt; Task Repository WikiText</li> </li></li></ul>	Configuration: Debug [Active] Tool Settings Build Steps Build Artifact Target Binary Parsers Error Parsers MCU Settings MCU Settings MCU Settings MCU GCC Compiler Dialect Preprocessor Symbols Includes Debugging Manage Config Optimization Level None (-O0) Other optimization flags Place the function in their own section (-ffunction-sections) Place the data in their own section (-fdata-sections) Place the data in their own section (-fdata-sections) Manage Config Optimization Level Other optimization flags Miscellaneous Miscellaneous Miscellaneous	urations

Figure 12. SW4STM32 Optimization Level setting

gcc also provides the -Og option:

-Og enables optimizations that do not interfere with debugging. It offers a reasonable level of optimization while maintaining fast compilation and a good debugging experience.

## 3.2 Debugging information

Debugging information is generated by the compiler together with the machine code. It is a representation of the relationship between the executable program and the original source code. This information is encoded into a pre-defined format and stored alongside the machine code.

Debugging information is mandatory to set breakpoint or get the content of a variable.

This chapter presents the location of the Debugging Information related option in IAR<sup>TM</sup>, Keil<sup>®</sup>, and SW4STM32.



### 3.2.1 IAR<sup>™</sup> EWARM

"Generate debug information" option tick box is accessible in *Options -> C/C++ Compiler - > Output Pane* 

It is set by default.

### Figure 13. IAR™ Generate debug Information option

Category	Factory Settings
	Multi-file Compilation
Static Analysis	Discard Unused Publics
Runtime Checking	Discretion MISDA C:2004 MISDA C:1008 Encodings Extra Options
C/C++ Compiler	Language 1 Language 2 Code Optimizations Output List Proprocesso
Assembler	Language i Language z Code Opimizations Output List Preprocesso
Output Converter	Generate debug information
Custom Build	Code section name:
Build Actions	text
Linker	10AL
Debugger	
Simulator	
CADI	
CMSIS DAP	
GDB Server	
I-jet/JTAGjet	
J-Link/J-Trace	
TI Stellaris	
PE micro	
ST-LINK	
Third-Party Driver	
TI MSP-FEI	
11 XUS	



## 3.2.2 Keil<sup>®</sup>-MDK-ARM µVision

Debug Information Tick box is accessible in *Options -> Output Pane.* It is set by default.

vice Target Output Listing User C/C++ As	m Linker Debug Utilities	
Select Folder for Objects	Name of Executable: MyF	Project
Create Executable: MyProject\MyProject		
Debug Information		Create Batch File
Create HEX File		
Browse Information		
C Create Library: MyProject\MyProject.lib		
OK	Cancel Defa	ults Held

### Figure 14. Keil<sup>®</sup> Debug Information option



### 3.2.3 SW4STM32

Option to manage Debugging Information are in *Properties -> C/C++ Build -> Settings -> Tool Settings -> Debugging.* 

Properties for Debug_RTC_F	3Nucleo	
<ul> <li>&gt; Resource Builders</li> <li>&gt; C/C++ Build Build Variables Environment Logging Settings Tool Chain Editor</li> <li>&gt; C/C++ General Linux Tools Path Project References Run/Debug Settings</li> <li>&gt; Task Repository WikiText</li> </ul>	Settings       Image: Settings         Configuration:       Debug [Active]         Image: Tool Settings       Build Artifact         Image: Tool Settings       Build Artifact         Image: Tool Settings       Debug Level         Image: Tool Settings       Debug Level	
?	OK Cancel	

Figure 15	. SW4STM32	Debug	information	option
-----------	------------	-------	-------------	--------

Debug Level can be set among four levels:

- None (-g0): Level 0 produces no debug information at all; -g0 negates -g.
- Minimal (-g1): Level 1 produces minimal information, enough for making backtraces in parts of the program for which no debug is planned. This includes descriptions of functions and external variables, and line number tables, but no information about local variables.
- Default (-g/-g2): Produce debugging information in the operating system's native format (stabs, COFF, XCOFF, or DWARF). GDB can work with this debugging information.
- Maximal (-g3): Level 3 includes extra information, such as all the macro definitions present in the program. Some debuggers support macro expansion when -g3 is used.

The same pane contains the options to add profiling information.

For further information, refer to Section 3.1 Option Summary available at http://gcc.gnu.org.



#### AN4989

## 4 Connecting to the board

The way IDEs get connected to the boards is not always known. In case of trouble, a basic knowledge about this topic can save time in identifying and fixing the issue.

This chapter intends to provide the minimal set of information in order to prevent or quickly fix issues related to connection.

### 4.1 SWD/JTAG pinout

On STMicroelectronics hardware kits, SWD must be made available for connection with ST-LINK.

SWD is always mapped on PA13 (SWDIO) and PA14 (SWCLK). This is the default state after reset.

Nothing specific is required in the application code to make SWD work.

Special attention must be paid to make sure that, voluntarily or accidentally, the SWD pins are not switched to some alternate functions or affected by I/O settings modifications.

Hint:	For instance, STM32Cube PWR examples switch all GPIO (including SWD) in an
	analog state in order to minimize consumption. This disconnects the debugger. A
	Connect Under Reset using NRST is required to take back the control of the
	board. (Refer to Section 4.2).

When using STM32CubeMX at configuration stage, PA13 and PA14 can be in one of three states upon selection of Serial Wire in SYS/Debug configuration list:

- Reset, shown by the pins colored in gray in *Figure 16*
- Reserved but inactive shown by the pins colored in orange in *Figure 17*
- Active shown by the pins colored in green in Figure 18

#### Figure 16. SWD pins PA13 and PA14 in Reset state under STM32CubeMX







# Figure 17. SWD pins PA13 and PA14 in Reserved but inactive state under STM32CubeMX





All three states are functional from SWD connection point of view.

It is anyway recommended to explicitly activate the SWD pins by selecting "Serial Wire" or "Trace Asynchronous SW" (together with SWO. Refer to Section 7.3 on page 61). This is the only way by which STM32CubeMX protects the I/O from being selected for another use during the configuration process by highlighting the conflict to the user.

JTAG is not available on Nucleo and Discovery boards.

On EVAL boards, it is available through a dedicated 20-pin connector.

Nevertheless, in STM32CubeMX, SWD remains the default and preferred debug port. For this reason, extra JTAG pins are not reserved. It is then strongly advised to explicitly enable the desired JTAG configuration.

DocID030181 Rev 2



Especially since JTAG is using more pins, users should be aware that it is at the expense of using some IPs.

Refer to the product datasheet for a detailed presentation of the default and alternative function mapping for each pin.

### 4.2 Reset and connection mode

This section reviews the reset and connection mode available while using ST-LINK/V2 debug interface.

#### 4.2.1 **Presentation**

Connection mode and reset mode are 2 different but dependent concepts:

Reset mode can be either:

• Hardware: drive the NRST pin of the MCU. In all STMicroelectronics hardware kits, the debugger can drive this NRST through ST-LINK/V2.

Hint: On Nucleo, check that relevant Solder Bridge SB12 is not OFF.

- Software (write to core register)
  - System: Core and all Peripheral SOC IPs are reset
  - Core: Only ARM<sup>®</sup> Cortex<sup>®</sup> is reset

Connection mode can be either:

Normal: Debugger takes control through JTAG/SWD port and starts execution after a software reset.

This is working only if JTAG/SWD is available:

- GPIO correctly configured and clocked
- FCLK or HCLK enabled
- Main Power domain or Low-Power debug active
- ConnectUnderReset: Debugger takes control while asserted NRST pin, setting GPIO and clock into there default state. This is required in case of a reconnection to a system in Low-Power mode or which has changed SWD pin to alternate functions.
- Hotplug: Debugger connect without reset nor halt. Once connected, the user can chose to perform the required action (typically halt to get where the program stands and read registers or memory for instance).

Reset and Connection mode are differently accessible and exposed depending on tool and IDE.



### 4.2.2 IAR<sup>™</sup> EWARM

Reset and Connection mode are seen as a single reset mode option as shown in *Figure 19*.

Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro ST-LTNK Third-Party Driver TI MSP-FET TI XDS	Setup       Communication       Breakpoints         Emulator       ST-LINK v2 Serial no:       Always prompt for probe selection         Reset       System (default)       System (default)         Core       Garage       Hardware         Connect during reset       Specify       0
---	--

Figure 19. Reset Mode in IAR8.10: screenshot

- System (default):Normal Connection. Software System Reset prior to jump at main.
- Core:Normal Connection. Software Core Reset prior to jump at main.
- Software:Normal Connection. No Reset prior to jump and stop at main.
- Hardware: Normal Connection. Assert NRST MCU pin prior to jump to main.
- Connect during reset: Connection while asserted Hardware NRST.

Hotplug connection is accessible with "Attach to running Target" function in project menu.



## 4.2.3 Keil<sup>®</sup> MDK-ARM μVISION

Can be set through

Options -> Debug -> Settings -> Debug

#### Figure 20. Connect and Reset option Keil<sup>®</sup>

	get   Output   Listing   Oser   C/C++   A	Asm   Linker L	obug   Otilities	
O Use Co	ortex-M Target Driver Setup	- Andrew -	· im privations	
Lim	Debug Trace Flash Download			
🗸 Loa	- Debug Adapter	SW Devi	e	
Initializa	Unit ST-LINK/V2-1	- П	Error	Move
	Serial Number	SWDIO	ST-LINK connection error	
Rest	0668FF565251887067012659	-		
	HW Version: V2-1	-		Down
7	EW Version: 1/0 10M0	- C Autor		
7		C Mani		
	Port SW	( Indate	Device Name.	
CPU DI	Max Clock: 1.8MHz	] Add	Delete Update IR len:	
SARM	Debug			
Dialog	Connect & Reset Options	1.12	Cache Options	Download Options
DCM.E	Connect under Reset 💌 R	Reset Autodeted	t 💌 Cache Code	Verify Code Download
	Reset after Connect	Autodeteo HW RESE	t Cache <u>M</u> emory	Download to Flash
		SYSRESE		
		VECTRES		
-				

**Connect**: controls the operations that are executed when the  $\mu$ Vision debugger connects to the target device. The drop-down has the following options:

- Normal just stops the CPU at the currently executed instruction after connecting.
- with Pre-reset applies a hardware reset (HW RESET) before connecting to the device.
- under Reset holds the hardware reset (HW RESET) signal active while connecting to the device. Use this option when the user program disables the JTAG/SW interface by mistake.

**Reset after Connect**: performs (if enabled) a reset operation as defined in the Reset dropdown list (see below) after connecting to the target. When disabled, the debugger just stops the CPU at the currently executed instruction after connecting the target.



**Reset:** controls the reset operations performed by the target device. The available options vary with the selected device.

- Autodetect selects the best suitable reset method for the target device. This can be a specialized reset or standard method. If Autodetect finds an unknown device, it uses the SYSRESETREQ method.
- HW RESET performs a hardware reset by asserting the hardware reset (HW RESET) signal.
- SYSRESETREQ performs a software reset by setting the SYSRESETREQ bit. The Cortex®-M core and on-chip peripherals are reset.
- VECTRESET performs a software reset by setting the VECTRESET bit. Only the Cortex<sup>®</sup>-M core is reset. On-chip peripherals are not reset. For some Cortex<sup>®</sup>-M devices, VECTRESET is the only way they may be reset. However, VECTRESET is not supported on Cortex<sup>®</sup>-M0, Cortex<sup>®</sup>-M0+, Cortex<sup>®</sup>-M1, and ARM<sup>®</sup>v8-M cores.

Refer to http://www.keil.com/

#### Hotplug

If all of the following options are disabled, no hardware reset is performed at debugger start:

- Options For Target Debug Load Application at startup
- Options For Target Debug Settings Reset after connect (with Options For Target -Debug - Settings - Connect selected as NORMAL)
- Options For Target Utilities Update Target before Debugging

1 9 1	Output Listing User C/C++ Asm Linke	r Debug Utilities	
O Use Simulate	or <u>with restrictions</u> Settings	🕒 🖲 Use: ST-Link	Debugger 💌 Settings
Limit Speed	to Real-Time		
Load Applica	ation at Startup 🔽 Run to main()	🗌 Load Applicatio	n at Startup 📄 💌 Run to main()
Initialization File:		Initialization File:	
	Edit		Edit
Restore Debu	g Session Settings	Restore Debug S	ession Settings
✓ Breakpo	ints 🔽 Toolbox	✓ Breakpoints	✓ Toolbox
🔽 Watch W	indows & Performance Analyzer	Vatch Wind	lows
Vatch W	indows & Performance Analyzer Display 🔽 System Viewer	<ul><li>✓ Watch Wind</li><li>✓ Memory Dis</li></ul>	lows play ☑ System Viewer
Watch W	indows & Performance Analyzer Display	Watch Wind	lows play I✓ System Viewer
Watch W	indows & Performance Analyzer Display	Watch Wind	lows play 🔽 System Viewer Parameter:
Watch W Memory CPU DLL: SARMCM3.DLL	indows & Performance Analyzer Display	✓     Watch Wind       ✓     Memory Dis       Driver DLL:     SARMCM3.DLL	lows play System Viewer Parameter: -MPU
Watch W Memory CPU DLL: SARMCM3.DLL Dialog DLL:	indows & Performance Analyzer Display   Parameter:  -MPU -REMAP Parameter:	Watch Wind Wemory Dis Driver DLL: SARMCM3.DLL Dialog DLL:	lows splay System Viewer Parameter: -MPU Parameter:
Watch W Memory CPU DLL: SARMCM3.DLL Dialog DLL: DCM.DLL	indows & Performance Analyzer Display ✓ System Viewer Parameter: -MPU -REMAP Parameter: -pCM4	Image: Watch Wind       Imag	lows play ✓ System Viewer Parameter: -MPU Parameter: -pCM4
Watch W Memory CPU DLL: SARMCM3.DLL Dialog DLL: DCM.DLL	indows & Performance Analyzer Display ✓ System Viewer Parameter: -MPU -REMAP Parameter: -pCM4	✓ Watch Wind       ✓ Memory Dis       Driver DLL:       SARMCM3.DLL       Dialog DLL:       TCM.DLL	lows play System Viewer Parameter: -MPU Parameter: -pCM4
Watch W Memory CPU DLL: SARMCM3.DLL Dialog DLL: DCM.DLL	indows & Performance Analyzer Display ✓ System Viewer Parameter: -MPU -REMAP Parameter: -pCM4 Manage Component	Viewer Description Files	lows play System Viewer Parameter: -MPU Parameter: -pCM4
Watch W Memory CPU DLL: SARMCM3.DLL Dialog DLL: DCM.DLL	indows & Performance Analyzer Display ✓ System Viewer Parameter: MPU -REMAP Parameter: -pCM4 Manage Component N	Viewer Description Files	lows play System Viewer Parameter: -MPU Parameter: -pCM4 

### Figure 21. Keil<sup>®</sup> hotplug step1

DocID030181 Rev 2



Debug Adapter	SW Dev	ice			
Unit ST-LINK/V2-1		IDCODE	Device Name	1	Move
Serial Number:	SWDIO	0x2BA01477	ARM CoreSight SW-DP		Up
0668FF565251887067012659					Down
HW Version: V2-1	3				
FW Version: V2J25M14	C Auto	matic Detection	ID CODE:		
Port SW 🔻	C Mar	ual Configuration	Device Name:		
Max Clock: 4MHz	Add	Delete	Update IR len:		
Debug Connect & Reset Options			- Cache Options	- Download Options -	
Connect Normal Res	et: Autodete	ct 💌	Cache Code Cache Memory	Verify Code Do	wnload ash

Figure 22. Keil<sup>®</sup> hotplug step2



#### Connecting to the board

Figure	23.	Keil®	hotplug	step3
--------	-----	-------	---------	-------

vice   Target   Output   Listing   User   C/C++   Asn	n   Linker   Debug Utilities
Configure Flash Menu Command	
<ul> <li>Use Target Driver for Flash Programming</li> </ul>	Use Debug Driver
Use Debug Driver	Settings Update Target before Debugging
Init File:	Edit
C Use External Tool for Flash Programming	
Command:	
Arguments:	
🔲 Run Independent	
Configure Image File Processing (FCARM):	
Output File:	Add Output File to Group:
	Drivers/CMSIS
Image Files Root Folder:	Generate Listing

With these options disabled, the debugger starts, and the target hardware stops at the current location of the program counter. This allows to analyze the memory and register content.

Because Options For Target - Debug - Load Application at startup is disabled, the debugger does not have any application program and debug information. To load this information into the debugger, use the LOAD debugger command with the option NORESET or INCREMENTAL.

LOAD can be automated using an Initialization File under Options For Target - Debug.

To go further, refer to http://www.keil.com/.


### 4.2.4 SW4STM32

Since version V2.0.0 of SW4STM32, reset and connection modes can be changed through the Generator Options GUI in *Debug Configuration -> Debugger Pane* by clicking on the Show generator options as presented in *Figure 24* and *Figure 25*.

Debug Configurations	
Create, manage, and run configurations	- Alexandree
Image: State of the state	Name:       F4_Test Debugger       Startup         Main       Debugger       Startup         GDB Setup       GDB Command:       GOpenottic         \$(openstm32_compiler_path)\arm-none-eabi-gdb       Browse       Variables         OpenOCD Setup       OpenOCD Command:       "\$(openstm32_openocd_path)\openocd.exe"       Browse       Variables         OpenOCD Options :
Filter matched 11 of 19 items	Revert Apply
0	Debug Close

#### Figure 24. Access to Generator Options in SW4STM32 V2.0.0



reate, manage, and run configurations	***
	~~
	Name: F4_Test Debug
ype filter text	📄 Main 🏇 Debugger 🕒 Startup 🦆 Source 🗔 Common
<ul> <li>Ac6 STM32 Debugging</li> <li>E102 coratch olf</li> </ul>	GDB Setup
✓ F105_scratch.en ✓ F4_NoCube Debug	GDB Command:
<ul> <li>F4_Test Debug</li> <li>STM32F103R8_Nucleo.elf</li> <li>C/C++ Application</li> <li>C/C++ Attach to Application</li> <li>C/C++ Postmortem Debugger</li> <li>C/C++ Remote Application</li> <li>GDB Hardware Debugging</li> <li>Launch Group</li> </ul>	\${openstm32_compiler_path}\arm-none-eabi-gdb Browse Variables
	OpenOCD Setup
	OpenOCD Command:
	"\${openstm32_openocd_path}\openocd.exe" Browse Variables
	OpenOCD Options :
	Port number 2222
	Configuration Script
	Automated Generation      User Defined     Hide generator options
	Script Eile: ((DraiDirDath))E4 Tort Dahug efa
	Script Inc. Strigbillating(14_rest bebugging
	Generator Options
	Connection Setup Mode Setup
	Interface: SWD   Reset Mode: Connect under reset
	Frequency: 4 MHz
	Fan unto Software system reset
	Stop watchadg councils when har
ter matched 11 of 19 items	Revert Apply

Figure 25. Select Generator Options Reset Mode in SW4STM32 V2.0.0

The Mode Setup group allows to set up the Reset Mode along with other debug behaviors.

- Reset Mode as Connect under reset: asserts hardware reset and then connects to the target (under reset).
- Reset Mode as Hardware reset: performs a hardware reset and then connects to the target.
- Reset Mode as Software system reset: does not perform any hardware reset but connects to the target and performs a software system reset.

In case of problem to connect to the board with SW4STM32, make sure that NRST from ST-LINK is properly connected to STM32 NRST.

Hotplug mode is not proposed by SW4STM32. ST-LINK utility can be used instead.



### 4.2.5 ST-LINK utility

Reset and Connection modes can be selected in the Settings Pane according to their description in *Section 4.2.1 on page 31*.

ST-LINK	
Serial Number	
066855555251887	V67012659 • Refresh
Firmware Version	V2J25M14
STM32 Target Info	mation
Target	STM32F301x4-x6-x8/F302x4-x6-x8/F318xx
Target Voltage	3.3∨ ▼
Connection settings	3
JTAG	SWD Frequency ▼ 4,0 MHz
Access Port	Access Port 0
Mode	
Normal Normal Hot Plug Re Connect Under I	▼ Enable debug in Low power mode Reset Software System Reset ▼
Log File	
📝 Generate Trac	e LOG File Open Containing Folder
	OK Cancel

Figure 26. Connection and reset mode in ST-Link utility

Note: In Keil<sup>®</sup> MDK-ARM µVISION, IAR™ EWARM and ST-LINK utility, in case NRST is not connected on the board or PCB a silent fallback operates with a System Reset. In case of failure to take control of a board despite the use of Connection UnderReset / Hardware, check the NRST connection on the board.



### 4.3 Low-power case

By default, the debug connection is lost if the application puts the MCU in Sleep, Stop, or Standby mode while the debug features are used. This is due to the fact that the Cortex<sup>®</sup>-M core is not clocked in any of these modes.

However, the setting of dedicated configuration bits in the DBGMCU\_CR register allows software debug even when the low-power modes are used extensively.

Refer to the PWR and DBG sections of the reference manual for details.

*Appendix A: Managing DBGMCU registers on page 78* guides the user through the various means to manage DBGMCU depending on IDE and needs.

**Caution:** In order to reduce power consumption, some applications turn all GPIOs to analog input mode, including SWD GPIOs. This is the case for all PWR examples provided in STM32Cube (debug connection is lost after SystemPower\_Config() which sets all GPIOs in Analog Input State).

Enabling low-power debug degrades power consumption performance by keeping some clocks enabled and by preventing to optimize GPIO state. Even if this is useful for functional debugging, it has anyhow to be banned as soon as the target is to measure/enhance power consumption.

All DBGMCU registers values are kept while reset. Users must pay attention not to let debug or unwanted states when returning to normal execution (refer to *Section 9: From debug to release on page 76*).



# 5 Breaking and stepping into code

This chapter provides users with highlights about a few points affecting system behavior at code break.

# 5.1 Debug support for timers, RTC, watchdog, BxCAN and $I^2C$

During a breakpoint, it is necessary to choose how the counter of timers, RTC and watchdog should behave:

- They can continue to count inside a breakpoint. This is usually required when a PWM is controlling a motor, for example.
- They can stop counting inside a breakpoint. This is required for watchdog purposes.

For the BxCAN, the user can choose to block the update of the receive register during a breakpoint.

For the I<sup>2</sup>C, the user can choose to block the SMBUS timeout during a breakpoint.

Those options are accessible in DBGMCU freeze registers (DBGMCU\_APB1FZR1, DBGMCU\_APB1FZR2) which can be written by the debugger under system reset.

If the debugger host does not support these features, it is still possible to write these registers by software.

Refer to *Appendix A: Managing DBGMCU registers on page 78* to find suitable ways to handle debug options depending on IDEs and needs.

## 5.2 Debug performance

To save flashing time and improve debugger reactivity when stepping, make sure that the higher SWD frequency possible is used with the probe.

When using ST-LINK utility, IAR<sup>TM</sup> EWARM, or Keil<sup>®</sup> MDK-ARM  $\mu$ VISION speed is set at 1.8 MHz by default. On system with a core clock greater than 1 MHz, it is safe to use the highest 4 MHz SWD speed.



## 5.2.1 IAR™ EWARM

Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro ST-LINK Third-Party Driver TI MSP-FET TI XDS	Setup       Communication       Breakpoints         Emulator       ST-LINK v2 Serial no:       Interface         Always prompt for probe selection       Reset         System (default) <ul> <li>Always prompt for probe selection</li> <li>Reset</li> <li>System (default)</li> <li>Interface</li> <li>JTAG</li> <li>Access Port</li> <li>Auto</li> <li>Specify</li> <li>Specify</li> <li>Specify</li> <li>South=2</li> <li>Atom</li> <li>String</li> </ul>	Factory Settings
---	--	------------------

Figure 27. IAR™ EWARM ST-LINK SWD Speed setting

# 5.2.2 Keil<sup>®</sup> MDK-ARM $\mu$ VISION

Debug Adapter	-SW Dev	ice			
Unit ST-LINK/V2-1		IDCODE	Device Name	Ma	ove
Serial Number:	SWDIO	0x2BA01477	ARM CoreSight SW-DP	, I I I I I I I I I I I I I I I I I I I	Jp
0668FF565251887067012659					
HW Version: V2-1					JWI
FW Version: V2J25M14	C Auto	omatic Detection	ID CODE:		
Port. SW	C Mar	nual Configuration	Device Name:		
Max Clock: 4MHz 🔻	Add	Delete	Update IR len:		
Deb µg         1.8MHz           Connect & Ress         950kHz           Connect unde         480kHz           240kHz         240kHz           Image: Strategy of the strat	t Autodete	ect	Cache Options Cache Code Cache Memory	Download Options	d

Figure 28. Keil<sup>®</sup> SWD Speed Setting



### 5.2.3 SW4STM32

Since version V2.0.0 of SW4STM32, the ST-LINK speed setting can be changed through the OpenOCD Generator Options GUI in *Debug Configuration -> Debugger Pane* by clicking on the Show generator options as presented in *Figure 29*.

reate, manage, and run configurations	
<ul> <li>Control Control Contrel Control Control Control Control Control Control Control C</li></ul>	Name:       F4_Test Debug         Main Debugger       Startup Source       Common         GDB Setup       GDB Command:       Stopenstm32_compiler_path}\arm-none-eabi-gdb       Browse       Variables         OpenOCD Setup       OpenOCD Command:       "\$(openstm32_openocd_path)\openocd.exe"       Browse       Variables         OpenOCD Options :

#### Figure 29. Access to Generator Options in SW4STM32 V2.0.0

The ST-LINK connection mode and speed are available in the Connection Setup Group as shown in *Figure 30*.



Create, manage, and run configurations	
〕 🗎 🗙   🖻 🖈 ▼	Name: F4_Test Debug
type filter text ◆ Ac6 STM32 Debugging ◆ F103_scratch.elf ◆ F4_NoCube Debug ◆ STM32F103RB_Nucleo.elf E C/C++ Application E C/C++ Attach to Application E C/C++ Remote Application E GDB Hardware Debugging ▶ Launch Group	Main Statup Source Common   GDB Setup   GDB Command:   \$(openstm32_compiler_path)\arm-none-eabi-gdb   OpenOCD Setup   OpenOCD Command:   "\$(openstm32_openocd_path)\openocd.exe"   Browse   Variables   OpenOCD Options :   *   Port number:   3333   Configuration Script   Image: Automated Generation Image: Specific
	Revert Apply

Figure 30. Generator Options Connection Setup in SW4STM32 V2.0.0

The Connection Setup group allows to specify the debug probe communication channel and clock speed.

*Note:* SWD communication is always possible on all ST boards whereas JTAG is only present on EVAL boards.

SWD communication is always present on all  $Cortex^{\mathbb{R}}$ -M devices whereas JTAG is not present on  $Cortex^{\mathbb{R}}$ -M0(+) devices. Refer to Appendix D on page 97 for a complete overview of debug capabilities for each  $Cortex^{\mathbb{R}}$ -M type.



### 5.3 Secure platform limitation

The STMicroelectronics platform provides the following code protection means.

RDP: ReadOut Protection

Prevents Flash Memory access through the JTAG for ALL Flash memory.

**PcROP**: Proprietary Code ReadOut Protection

Prevents read access of configurable Flash memory areas performed by the CPU execution of malicious third-party code (Trojan Horse).

WRP: Prevents accidental or malicious write/erase operations.

For further details please refer to the reference manual or section *Training L4* on STMicroelectronics website *www.st.com*.

The next sections provide additional details on the expected behavior of the secure applications.

### 5.3.1 RDP

• Level 0: No Protection.

This is the factory default mode allowing all accesses.

Level 1: Read Protection.

Any access to Flash or protection extension region generates a system hard-fault which blocks all code execution until the next power-on reset. A simple reset does reenable code execution; power must be switched off and on so that power-on reset enables code execution. The restriction depends on the STM32 Series as described in *Table 4*.



Product	RDP protection extension
F0	+ backup registers
F2	+ backup SRAM
F3	+ backup registers
F4	+ backup SRAM
LO	+ EEPROM
L1	+ EEPROM
L4	+ backup registers + SRAM2
F7	+ backup SRAM
H7	+ backup SRAM

Table 4. STM32 Series RDP protection extension

Thus, any attempt to load, or connect to, an application running from Flash crashes. It is still possible to load, execute and debug an application in SRAM.

Option Bytes management can be done with ST-LINK utility or with an application running from SRAM.

Going back to RDP Level 0 completely erases the Flash.

Level 2: No Debug.

JTAG/SWD connexion is killed. There is no way back. In this case, nobody - even STMicroelectronics - can perform any analysis of defective parts.

### 5.3.2 PCROP

Proprietary Code ReadOut Protection is the ability to define secure area in Flash where user can locate a proprietary code.

This prevents malicious software or debugger from reading sensitive code.

In case an application with third party code in PCROP area needs to be debugged, the following points must be considered:

- Step-into PCROP function is tolerated but ignored (Step-over)
- Access to protected memory through debugger trigs Flash Interruption (Instrument NMIHandler) and return default pattern for the whole area

For further details refer to section *Memory Protection* in the reference manual of the device.



# 6 Exception handling

It is usually helpful, or even mandatory in complex project, to properly trap and find root cause of software exception like HardFault and NMI. This chapter intends to make the user aware of a few techniques used to help investigating such issue.

In order to get deeper into the subject, the user can usefully refer to Joseh Yiu's work and book collection *The Definitive Guide to ARM-Cortex-M*, and to Carmelo Noviello's recent online guide *Mastering STM32*.

### 6.1 Default weak Handlers

By default Handlers are implemented as \_\_weak functions which perform endless loops:

DCD	sfe(CSTACK)	
DCD	Reset_Handler	; Reset Handler
DCD	NMI_Handler	; NMI Handler
DCD	HardFault_Handler	; Hard Fault Handler
DCD	0	; Reserved
DCD	SVC_Handler	; SVCall Handler
DCD	0	; Reserved
DCD	0	; Reserved
DCD	PendSV_Handler	; PendSV Handler
DCD	SysTick_Handler	; SysTick Handler

\_\_vector\_table

Nothing is trigged on debugger side and application looks hanged / stuck.

In that case, code break is needed and the PC must be at the address of the Handler.

Some IDEs provide the faulty calling code through Call stack window. (Keil  $^{\mbox{\scriptsize B}}$  MDK-ARM  $\mu V$  ision, SW4STM32).

If it is not the case, display registers and find the faulty code address in SP + 0x18

In SW4STM32 all weak default handlers point to the same DefaultHandler which can be confusing.

A more efficient approach is to trap the exception by instrumenting Handlers.

DocID030181 Rev 2



### 6.2 Custom Handlers

One way to generate templates of Handler functions is to use STM32CubeMX.

In **Configuration -> NVIC Configuration -> Code Generation**, use Generate IRQ handler tick boxes as shown in *Figure 31*.

Figure 31	Asking	for Handler	code	generation
-----------	--------	-------------	------	------------

NVIC VC Code generation			
Enabled interrupt table	Select for init sequence ord	📕 Generate IRQ ha	
Non maskable Interrupt		✓	
Hard fault interrupt		<b>V</b>	
System service call via SWI instruction			
Pendable request for system service			
Time base: System tick timer		<b>v</b>	

When Non maskable interrupt and Hard fault interrupt are selected, the following code is generated:

```
void NMI_Handler(void)
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  /* USER CODE END NonMaskableInt_IRQn 1 */
}
/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
  }
  /* USER CODE BEGIN HardFault_IRQn 1 */
  /* USER CODE END HardFault_IRQn 1 */
}
```



This simple declaration overriding the default weak function, removes ambiguity and clarifies the call stack.

In order to trap the exception, a hardware or a software breakpoint can be set in the IDE or directly programmed in the source code using ARM<sup>®</sup> instruction BKPT.

**Caution:** BKPT is not tolerated if no debugger is connected (refer to *Chapter 9: From debug to release on page 76*). it is advised to set it under #ifdef statement.

In-line insertion of assembly instruction in application C code depends on the IDE.

IAR<sup>™</sup> and SW4STM32

```
void NMI_Handler(void)
{
    #ifdef DEBUG
        asm ("BKPT 0");
    #endif
    }
    Keil<sup>®</sup>
    void NMI_Handler(void)
    {
        #ifdef DEBUG
        __asm
        {
        BKPT 0
        }
    #endif
```

}

For each IDE, it is also possible to use the abstraction function defined in the CMSIS library and provided in STM32Cube software pack.

```
void NMI_Handler(void)
{
    #ifdef DEBUG
    __BKPT(0);
    #endif
}
```

In all cases, the Halt Debug-Mode is entered; it allows to investigate the issue by inspecting Call Stack and Registers content.

Tip: On Keil<sup>®</sup> MDK-ARM µVISION, the caller code is not directly accessible in the Call Stack Window. Right clicking "Show Caller Code" as in *Figure 32* leads to the faulty line.



Name	Location/Value	Туре	
HardFault_H	0.00001107	void f()	
🖻 🔍 main 🔤	Show Caller Code	int f()	
🔷 toto	Show Callee Code	auto - un	
🖉 🗸 🗸 🗸	Hexadecimal Display	auto - un	

Figure 32. Keil<sup>®</sup> Access to Show Caller Code in Contextual menu

# 6.3 Trapping div/0 exception

Most often, code execution causing a division by zero are difficult to investigate:

- Nothing is neither triggered nor trapped.
- Erroneous returned value generates an unexpected and unpredictable behavior that is very difficult to analyze.

This chapter gives several tips in order to properly trap div/0 exceptions.

# 6.3.1 Cortex<sup>®</sup>-M0/M0+ case

For targets that do not support hardware division instructions (SDIV/UDIV), integer divisionby-zero errors can be trapped and identified by means of the appropriate C library helper functions:

\_\_\_aeabi\_\_idiv0()

When integer division by zero is detected, a branch to <u>\_\_aeabi\_idiv0()</u> is made. A breakpoint placed on <u>\_\_aeabi\_idiv0()</u> allow to trap the division by zero.

To ease the breakpoint application, override the default function:

```
void __aeabi_idiv0()
{
    #ifdef DEBUG
    __BKPT(0);
    #endif
}
```

This way, and depending on IDE, the call stack or registers can be examined and the offending line in the source code can be rapidly found.

To go further refer to section 7.7 of ARM<sup>®</sup> Compiler Software Development Guide.



### 6.3.2 Cortex<sup>®</sup>-M3/4/7 case

For targets that support hardware division instructions, Trapping of DIV0 operation is possible by configuring System Control Block (SCB) registers, accessible through CMSIS library.

For example on Cortex<sup>®</sup>-M3:

SCB\_CCR register description is provided in *Figure* 33.

Figure 33. Cortex <sup>®</sup> -M3 SCB_CCR Description	tion
--	------

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			STK ALIGN	BFHF NMIGN		Reserved		DIV_0_ TRP	UN ALIGN_ TRP	Res.	USER SET MPEND	NON BASE THRD ENA
						rw	rw				rw	rw		rw	rw

Refer to STM32F10xxx/20xxx/21xxx/L1xxxx Cortex-M3 programming manual (PM0056).

Setting bit 5 of SCB\_CCR register

SCB->CCR |= 0x10; // enable div-by-0 trap

When Div0 occurs it is trapped in HardFault\_Handler.

With breakpoint on while instruction into HardFault\_Handler, CallStack point to the offended line and SCB->CFSR register explicits the type of fault

SCB\_CFSR register description is provided in *Figure 34*.



		3	31					16	15			8 7			0
			Usage Fault Status Register					В	us Fault S Registe	Status er	Merr Fau	nory Man It Status	agemen Register	t	
					UF	SR			L	BFSR	1	<u>ــــــــــــــــــــــــــــــــــــ</u>	MMFS	ŝR	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Res	erved			DIVBY ZERO	UNALI GNED		Res	erved		NOCP	INVPC	INV STATE	UNDER
						rc_w1	rc_w1					rc_w1	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BFARV ALID	Rese	erved	STK ERR	UNSTK ERR	IMPRE CIS ERR	PRECI S ERR	IBUS ERR	MMAR VALID	Res	erved	MSTK ERR	M UNSTK ERR	Res.	DACC VIOL	IACC VIOL
rw.			nw.	nw.	rw.	nw.	ru.	nw			nw	nw	Ī	rw	DW.

The following sections describe the management of SCB registers as a function of the selected IDE.



### IAR™ EWARM

Detailed R/W access to the values of each SCB registers bits at runtime can be obtained through *View -> Register -> System Control Block* (from Pick List) as shown in *Figure 35*.

Roject - IAR Embedded Workbench IDE - ARM 7.60.2			
<u>File Edit View Project Debug</u> Disassembly ST-Link Tools Window H	<u>H</u> elp		
	🗈 🖻 🏟 📣 📴 📴 👯 🥦 🎂 🌰		
5▼ II BBBBBB X			
ETH SHO			
Workspace × Call Stack × stm32f1xx_jt.c main.c	<b>→</b> × F	Register	
F103   Frame 54 static voi	id MX_GPI0_Init(void);	System Control Block	egister> 👻
Files 🗱 🖶 HardFault Handler 56 /* USER CO	DDE BEGIN PFP */	±AFSR = 0x00000000	ID_ISAR5 = 0x00000000
E F103 - F103 - S7 /* Private	e function prototypes	BFAR = 0xE000EDF8	ADDRESS = 0xE000EDF8
→ main 58	DDE END PFP */	ADDRESS = 0xE000EDF8	
GO Contraction of the second s		CFSR = 0x02000000	<b>∃SHPR1</b> = 0x00000000
61 /* USER CO	DDE BEGIN 0 */	- IACCVIOL = 0 - DACCVIOL = 0	
63 /* USER CO	ODE END 0 */	- MUNSTKERR = 0	SHCSR = 0x00000000
64 65 int main(v	zoid)	- MISPERR = 0	
66 🖂 {		- MMARVALID = 0	
67 68 /* USER	CODE BEGIN 1 */	- PRECISERR = 0	
69		- IMPRECISERR = 0 - INSTKERR = 0	
70 SCB->CCP 71 /* USER	<pre>R  = 0x10; // enable div-by-0 CODE END 1 */</pre>	- STKERR = 0	
72	=	- LSPERR = 0 - BFARVALID = 0	
73 /* MCU C 74	Configuration	UNDEFINSTR = 0	
75 /* Reset	t of all peripherals, Initializes the Flash interface	- INVPC = 0	
76 HAL_Init	5();	- NOCP = 0 - UNALIGNED = 0	
78 /* Confi	igure the system clock */	DIVBYZERO = 1	
79 SystemCl 80	Lock_Config();	DFSR = 0x0000000B	
81 /* Initi	ialize all configured peripherals */	HFSR = 0x40000000	
82 MX_GPIO_	<pre>Init();</pre>	- FORCED = 1	
84 /* USER	CODE BEGIN 2 */	DEBUGEVT = 0	
85 // unalig	<pre>gned=*(uint32_t*)0xFFFFFF1;</pre>	VECTACTIVE = 0x003	
87	-	- RETTOBASE = 1 - VECTPENDING = 0x000	
88 /* USER	CODE END 2 */	- ISRPENDING = 0	
90 /* Infir	nite loop */	- PENDSTCLR = 0	
91 /* USER 92 while (1	CODE BEGIN WHILE */	PENDSTSET = 0 PENDSVCLR = 0	
93 🖵 {	-/	- PENDSVSET = 0	
94 /* USER 95 /* USER	CODE END WHILE */ CODE BEGIN 3 */	CPUID = 0x411FC231	
⇔ 96 Result	= 10/Div0;	<b>ID_PFR0</b> = 0x00000030	
97		<b>ID_DFR0</b> = 0x00000000	
99 /* USER	CODE END 3 */	ID_AFR0 = 0x00000000	
100		ID_MMFR1 = 0x00000000	
102	E	± ID_MMFR2 = 0x00000000 ID MMFR3 = 0x00000000	
103 = /** System	n Clock Configuration	<b>ID_ISAR0</b> = 0x01141110	
104 - 1/ 105 void Syste	emClock_Config(void)	HID_ISAR1 = 0x02111000 HID_ISAR2 = 0x21112231	
106 [		HD_ISAR3 = 0x01111110     TD_ISAR4 = 0x011110102	
	۲ <del>۲</del>	LID_IGANA - OKOISIOIOZ	

Figure 35. IAR™ exception handling



ſ

# Keil<sup>®</sup> MDK-ARM µVISION

SCB->CCR can be managed at run time through *View -> System Viewer -> Core Peripheral -> System Control and Configure.* 

Refer to Figure 36 for details.



System Control SCB->SCR: 0x00000000 SLEEPONEXIT SLEEPDEEP SEVONPEND Configuration Control SCB->CCR: 0x00000210 NONBASETHRDENA USERSETMPEND UNALIGN_TRP DIV_0_TRP BFHFNMIGN	ſ	System Ctrl / Cfg	
SLEEPONEXIT         SLEEPDEEP         SEVONPEND         Configuration Control         SCB->CCR:         0x00000210         NONBASETHRDENA         USERSETMPEND         UNALIGN_TRP         ØIV_0_TRP         BFHFNMIGN		System Control SCB->SCR: 0x0000000	
Configuration Control SCB->CCR: 0x00000210 □ NONBASETHRDENA □ USERSETMPEND □ UNALIGN_TRP □ DIV_0_TRP □ BFHFNMIGN		SLEEPONEXIT	
<ul> <li>NONBASETHRDENA</li> <li>USERSETMPEND</li> <li>UNALIGN_TRP</li> <li>✓ DIV_0_TRP</li> <li>■ BFHFNMIGN</li> </ul>		Configuration Control SCB->CCR: 0x00000210	
		<ul> <li>NONBASETHRDENA</li> <li>USERSETMPEND</li> <li>UNALIGN_TRP</li> <li>DIV_0_TRP</li> <li>■ BFHFNMIGN</li> </ul>	



The fault type can be investigated using **Peripherals -> Core Peripherals -> Fault Reports** as shown in *Figure 37*.

Figure 37. Keil <sup>®</sup> Fault Reports
--

Fault Reports	X	
Memory Manage Fau		
Status SCB->CFS	R: 0x00 (MMFSR)	
IACCVIOL     DACCVIOL     MMARVALID		
Bus Faults		
Address SCB->BFA	R: 0xE000EDF8	
Status SCB->CFS	R: (BFSR)	
	UNSTKERR STKERR BFARVALID	
Usage Faults		
Status SCB->CFS	R: 0x0200 (UFSR)	
UNDEFINSTR	UNALIGNED	
Hard Faults		
Status SCB->HFS	R: 0x40000000	
Debug Faults		
Status SCB->DFS	R: 0x0000001	
HALTED BKPT DWTTRAP	CATCH	
Auxiliary Faults Status: SCB->AFS	R: 0x0000000	



#### <u>SW4STM32</u>

At runtime, while debug is in break state, the SCB register can be accessed in read mode or in write mode through: *Expression Pane -> Add new expression* as shown in *Figure 38*.

(x)= Variables 💁 Break	points 🕼 Expression	ns 🖾 🔤 Registers 🗰 I/O Re
Expression	Туре	Value
⊗⊧ uwTick	volatile uint32_t	0
⋈= SystemCoreClock	uint32_t	8000000
▲ ➡ SCB	SCB_Type *	0xe000ed00
⇔= CPUID	const volatile uint	1091551809
(∞)= ICSR	volatile uint32_t	67172355
(×)= VTOR	volatile uint32_t	0x8000000 (Hex)
⋈= AIRCR	volatile uint32_t	4194632448
(×)= SCR	volatile uint32_t	0
(×)= CCR	volatile uint32_t	0x210 (Hex)
Þ 🥭 SHP	volatile uint8_t [12]	0xe000ed18
⋈= SHCSR	volatile uint32_t	0
(×)= CFSR	volatile uint32_t	0x2000000 (Hex)
(×)= HFSR	volatile uint32_t	1073741824
(×)⁼ DFSR	volatile uint32_t	11
(×)⁼ MMFAR	volatile uint32_t	3758157304
(×)⁼ BFAR	volatile uint32_t	3758157304
(×)= AFSR	volatile uint32_t	0
Þ 🥭 PFR	const volatile uint	0xe000ed40 (Hex)
(×)= DFR	const volatile uint	1048576
(×)⊧ ADR	const volatile uint	0
d 🕼 MMFR	const volatile uint	0xe000ed50
Þ 🥭 ISAR	const volatile uint	0xe000ed60
RESERVED0	uint32_t [5]	0xe000ed74
⋈= CPACR	volatile uint32_t	15728640
🐈 Add new expressi		

Figure 38. SW4STM32 SCB register access



Independently from the IDE, for projects including the CMSIS library, the content of the registers in the code can also be printed:

```
void HardFault_Handler(void)
{
    volatile uint32_t csfr= SCB-> CSFR ; // load into variable
    printf ( "SCB-> CSFR 0x%08x \n", SCB-> CSFR) // print
    while (1)
    {
    }
}
```

The same content can as well be obtained directly from the memory with any memory browser.

Other faults like UNALIGNED, UNDEFINSTR can be managed in a similar way.

For more details, refer to the relevant programming manual:

- STM32F10xxx/20xxx/21xxx/L1xxxx Cortex<sup>®</sup>-M3 programming manual (PM0056)
- STM32F3, STM32F4 and STM32L4 Series Cortex<sup>®</sup>-M4 programming manual (PM0214)
- STM32F7 Series Cortex<sup>®</sup>-M7 processor programming manual (PM0253)

Relevant information is also available on partners websites:

- https://www.iar.com
- http://www.keil.com



# 7 Printf debugging

Printf debugging is one of the most straight-forward and used solution in order to start investigating a non-working system.

This chapter is a getting started guide to quickly setup a printf data path through semihosting, USART or SWO, benefiting from facilities offered by STMicroelectronics hardware kits and ecosystem tools.

# 7.1 STM32 Virtual-COM port driver

STM32 Virtual-COM Port Driver (VCP) is a feature supported by ST-LINKV2-B embedded in most of recent hardware kits (refer to *Section 2.1: Hardware development tools on page 9*). It is a RS232 emulation through ST-LINK USB connection.

On the PC side, this requires driver software package (STSW-STM32102) included in ST-LINK driver (STSW-0009).

Once the target is connected, it is seen as a serial port on the PC. An example is presented in *Figure 39*.

File Action View Help	
🔺 💇 Network adapters	
📲 Bluetooth Device (RFCOMM Protocol TDI)	
- 🕵 Cisco AnyConnect Secure Mobility Client Virtual Miniport Adapter for Windows	x64
📲 Microsoft Virtual WiFi Miniport Adapter	
Portable Devices	
Ports (COM & LPT)	
	=
ECP Printer Port (LPT1)	
Communication Stream (COM8)	
Processors	_
P P Security Devices	
Sensors	
Sound. video and dame controllers	•

### Figure 39. Virtual-COM port on Windows<sup>®</sup> PC



### 7.2 Printf via UART

Direct connection from PC UART to board pinout does not work due to signal level incompatibility.

Take care to use external adapter (such as MAX232, ST3241EB, FTDI USB/UART) or the USART connected to Virtual-COM port.

Trick: Appendix B: Use Nucleo "cutted" ST-LINK as stand-alone VCP on page 89 explains how to use ST-LINK Nucleo stand-alone part as VCP.

The straight-forward way to set a Serial Com port with PC host is to use the USART connected to VCP.

USART connected to VCP depends on the hardware kit:

- Nucleo-32/Nucleo-64: USART2 PA2/PA3
- Nucleo-144: USART3 PA9/PA10
- Discovery: not standard. Refer to the board schematics
- EVAL: not standard. Refer to the board schematics. Either the VCP or the RS232 connector can be used

In STM32CubeMX, for Nucleo board, the VCP USART pins (PA2/PA3) are reserved by default, but required to be enabled by selecting "asynchronous" in USART mode selection box as shown in *Figure 40*.



#### Figure 40. USART Pinout configuration with STM32CubeMX

Then, set the UART communication settings in **Configuration** -> **USART2 Configuration** -> **Parameter Settings** as shown in *Figure 41*.





Figure 41. USART2 setting with STM32CubeMX

Retargeting printf to UART depends on the toolchain.

For IAR  $^{\rm TM}$  EWARM and Keil  $^{\rm ®}$  MDK-ARM  $\mu VISION$  this is done by overriding the stdio fputc function

```
#include "stdio.h"
int fputc(int ch, FILE *f)
{
    HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
    return ch;
}
For GCC based toolset like SW4STM32, two cases can be met.
With syscall.c integrated to the project:
#include "stdio.h"
int __io_putchar(int ch)
{
```



```
HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
return ch;
}
Without syscall.c integrated, a customized _write function has to be defined:
int _write(int file, char *ptr, int len)
{
    int DataIdx;
        for (DataIdx = 0; DataIdx < len; DataIdx++) { __io_putchar( *ptr++ ); }
        return len;
}</pre>
```

Refer to STM32Cube provided example UART\_Printf() available for almost all STM32 Series. An example is available in STM32Cube\_FW\_F3\_V1.7.0\Projects\ STM32F303ZE-Nucleo\Examples\UART\UART\_Printf.

**Caution:** USART word length includes parity which is not the case for most of UART terminal. Word length 8 with parity require 7 bits + parity on terminal side to match.

VCP does not support Word length of 7 bits and below (whatever the parity). *Table 5* gives examples of compatible configurations:

STM32 UART	PC Terminal
Word Length: 8, Parity: Odd	Data: 7, Parity: Odd
Word Length: 8, Parity: None	Data: 8, Parity: None
Word Length: 9, Parity: Odd	Data 8, Parity: Odd
Word Length: 7, Parity: Odd/None	Not Working with VCP

Table 5. STM32 USART vs. PC terminal WordLength example

### 7.3 Printf via SWO/SWV

Serial Wire Output (SWO) is single pin, asynchronous serial communication channel available on Cortex-M3/M4/M7 and supported by the main debugger probes.

It is using the ITM (instrumentation trace macrocell) module of the Cortex Core-Sight.

The asynchronous mode (SWO) requires 1 extra pin and is available on all packages for STM32 based on Cortex-M3, -M4, and -M7.

It is only available if a Serial Wire mode is used. It is not available in JTAG mode.

By default, this pin is NOT assigned. It can be assigned by setting the TRACE\_IOEN and TRACE\_MODE bits in the Debug MCU configuration register (DBGMCU\_CR). This configuration has to be done by the debugger host.

Refer to the related chapter of STMicroelectronics reference manual.

In debug context it can be a good alternative to UART in system where pinout constraints are strong (alternate function preempting UART GPIOs).



It has to be used in combination with a Serial Wire Viewer (SWV) on host side which provides the following features:

- PC (Program Counter) sampling
- Event counters that show CPU cycle statistics
- Exception and Interrupt execution with timing statistics
- Trace data data reads and writes used for timing analysis
- ITM trace information used for simple printf-style debugging

This chapter only addresses the printf-style debugging feature.

In order host debugger can manage flexible pin assignment ensure SWO pin is not used for other purpose.

In STM32CubeMX:

Select "Trace Asynchronous Sw" in **SYS** -> **Debug** selection box as shown in *Figure* 42.

BOMMC1	
🗄 💿 SPI1	ow o
⊕	
₽-	
SWPMI1	SYS
🕀 🎯 SYS	
Debug Trace Asynchronous Sw 🔹	
System Wake-Up 1	VBAT
System Wake-Up 2	PC13

Figure 42. SWO Pin configuration with STM32CubeMX

This secures that the PB3 is not allocated to another use. No specific code is generated. Other init steps are performed by the SWV integrated in the IDE or in the ST-LINK utility.



#### IAR™ EWARM

IAR™ EWARM provides an integrated access to SWO.

Redirection of printf and scanf is possible using Library Configuration options as shown in *Figure 43*.

tions for node "Deb	bug_RTC_F3	Nucleo"			
Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions		Target Output Lib Library: Full	■ Descriptio ■ Use the full ■ Use the full ■ Use the full	Library Options n: configuration of interface, C local pointf and scan	MISRA-C:2004 MISt · · · · · · · · · · · · · · · · · · ·
Linker Debugger Simulator Angel CMSIS DAP GDB Server	Ш	Configuration file: \$TOOLKIT_DIR\$\IN	Indubytes in IC\c\DLib_Config_F	-ull.h	
IAR ROM-monitor I-jet/JTAGjet J-Link/J-Trace TI Stellaris Macraigor PE micro RDI		Library low-level ir None Semihosted IAR breakpoint	nterface implementa stdout/st Via se Via St	ation tderr emihosting WO	CMSIS Use CMSIS DSP library
ST-LINK Third-Party Driver TI MSP-FET	-				OK Cancel

Figure 43.	Semihosting/SWO	configuration with IAR™	

Care must be taken that clock setup is correct by using *ST-LINK* -> *Communication Pane* as illustrated in *Figure 44*.



Category:	Factory Settings
General Options Static Analysis Runtime Checking	Sotup Communication Brookpoints
C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator CADI CADI	Clock setup CPU clock: 220 MHz SWO clock: Auto 2000 kHz
GDB Server J-jet/JTAGjet J-link/J-Trace TI Stellaris PE micro ST-LINK Third-Party Driver	Log communication SPROJ_DIR\$\cspycomm.log
TI MSP-FET TI XDS	OK Cancel

Figure 44. IAR™ SWO Clock setting

Once configured, IAR  $^{\rm M}$  properly sets TRACE\_IOEN and TRACE\_MODE and configures the related GPIO.

SWO printf occurrences are visible in Terminal I/O windows.

Port Stimulus 0 is used by printf and scanf. It is not configurable.

### Keil<sup>®</sup> MDK-ARM µVISION:

#include "stdio.h"

In MDK-ARM it is required to redirect printf to SWO by some piece of code following same model as for UART (Refer to Section 7.2: Printf via UART on page 59)

```
int fputc(int ch, FILE *f)
{
   ITM_SendChar(ch);
   return(ch);
```

}

Keil<sup>®</sup> must be properly configured for the SWO communication to be properly set. An example is given in *Figure 45*.

#### In Projet Option -> Debug -> Probe Settings -> Trace Pane:

- 1. Tick Trace Enable
- 2. Enter correct Core Clock
- 3. Enable ITM Stimulus Port 0

DocID030181 Rev 2



Options for Target 'STM32F103RB_Nucleo'
Device       Target       Output       Listing       User       C/C++       Asm       Linker       Debug       Utilities         C       Use       Simulator       with restrictions       Settings       Image: Structure       Settings       Settings         Limit Speed to Real-Time       Limit Speed to Real-Time       Settings       Image: Structure       Settings
Cortex-M Target Driver Setup
Core Clock:       64.000000       MHz       Image: Trace Enable         Trace Port       Timestamps       Image: Trace Events         Serial Wire Output - UART/NRZ       Image: Trace Events       Image: CPI: Cycles per Instruction         SWO Clock Prescaler:       32       Prescaler:       Image: CPI: Cycles per Instruction         V       Autodetect       Prescaler:       Image: CPI: Cycles per Instruction         SWO Clock:       2.000000       MHz       Prescaler:       Image: CPI: Cycles per Instruction         Image: Prescaler:       Image: CPI: Cycles per Instruction       Image: CPI: Cycles per Instruction       Image: CPI: Cycles per Instruction         Image: SWO Clock:       2.000000       MHz       Prescaler:       Image: CPI: Cycles per Instruction         Image: CPI: Cycles per Instruction       Image: CPI: Cycles per Instruction       Image: CPI: Cycles per Instruction         Image: CPI: Cycles per Cycles         Image: CPI: Cycles per Cycles       Image: CPI: Cycles per Cycles       Image: CPI: Cycles per Cycles       Image: CPI: Cycles per Cycles         Image: CPI: Cycles per Cycles       Image: CPI: Cycles per Cycles       Image: CPI: Cycles per Cycles       Image: CPI: Cycles per Cycles         Image: CPI: Cycles per Cycles
ITM Stimulus Ports       31       Port       24       23       Port       16       15       Port       8       7       Port       Image: Port

Figure 45. SWO Configuration with Keil<sup>®</sup>

SWV viewer is called "Debug (printf) Viewer" and is accessible while in debug through

View -> Serial Windows -> Debug (prinf) Viewer as shown in Figure 46.

Figure 46. Access to SWV in  $\text{Keil}^{\mathbb{R}}$ 





#### SW4STM32 (and all GCC based toolset)

#### With syscall.c integrated to the project:

```
#include "stdio.h"
int __io_putchar(int ch)
{
  ITM_SendChar(ch);
  return(ch);
}
```

#### Without syscall, add:

```
int _write(int file, char *ptr, int len)
{
    int DataIdx;
    for (DataIdx = 0; DataIdx < len; DataIdx++)
    {
        ___io_putchar(*ptr++);
    }
    return len;
}</pre>
```



#### ST-LINK utility

In case the IDE does not have embedded SWV, the one provided by ST-LINK Utilities can be used instead. *Figure 47* shows the use of SWV in ST-LINK Utilities.

STM32 ST-LINK Litility	
🔜 🖬 🍈 🥨 🦉 V 🔤 Firmware update	
Memory display	Device STM32F301x4-x6-x8/F302x4-x6-x8/F318xx
	Device ID 0x439
Address: 0x08000000 V Size: 0x1000 Data Width: 32 bits V	Revision ID Rev Z
Device Memory Binary F Serial Wire Viewer	
Device Memory	
Settings	
System clock 64000000 Stimulus 0 -	Start
SWV Frequency: 2000 KHz   ITM Stimulus port: 0   Status: Runn	ning   Printf data number: 350
SWO Printf Loop 37	A
SWO Printf Loop 38	
SWO Printf Loop 30	
SWO Printf Loop 40	
SWO Printf Loop 41	
SWO Printf Loop 42	=
SWO Printf Loop 43	-
	-
11:30:17 : SWD Frequend	Clear
11:30:17 : Connection Md 11:30:17 : Debug in Low Power mode enabled.	
11:30:17 : Device ID:0x439	
11:30:17 : Device family :STM32F301x4-x6-x8/F302x4-x6-x8/F318xx	
11:30:17 : SWV Reception started. 11:30:24 : SWV Reception stopped.	
11:30:50 : SWV Reception started.	Ξ.
111:31:01 : Swv Receduon stodded.	

Figure 47. SWV in ST-LINK utility

Refer to STM32 ST-LINK utility software description user manual (UM0892) for details.

Tip: Keil<sup>®</sup> MDK-ARM μVISION and ST-LINK utility SWV allows to select the Stimulus to display. On the other hand it is quite straight forward to make some clone of ITM\_SendChar() function using any of the 31 stimulus port. Can be useful in a very verbose system to set a trace library which split trace between stimulus based on their importance (info, debug, error) or there source.

## 7.4 Semihosting

Semihosting is a mechanism that enables code running on an ARM<sup>®</sup> target to communicate and use the Input/Output facilities on a host computer that is running a debugger.

Examples of these facilities include keyboard input, screen output, and disk I/O. For example, this mechanism can be used to enable functions in the C library, such as



printf() and scanf(). It can also allow to use the screen and keyboard of the host instead of having a screen and keyboard on the target system.

This is useful because development hardware often does not have all the input and output facilities of the final system. Semihosting enables the host computer to provide these facilities.

However, the user has to be aware of the following drawbacks:

- Semihosting only works during a debug session. Otherwise, the program gets stuck in the first printf() routine reached.
- Since semihosting uses breakpoint instruction and host dependent code, it has significant and unpredictable impact on performance.

Semihosting depends on the library provided by the IDE. The next sections present how to set semihosting using the three main IDEs covered in this application note.

#### 7.4.1 IAR<sup>™</sup> EWARM

IAR™ EWARM provides a highly integrated semihosting feature, enabled by default.

*Figure 48* shows how to check if it is the case for the project in *Options -> General options -> Library Configuration Pane.* 

	r	
Category:		
General Options		
Static Analysis		
Runtime Checking		Target Output Library Configuration Library Options MISRA-C 2004 MISE
C/C++ Compiler		
Assembler		Library: Description:
Output Converter		Full   Use the full configuration of the C/C++ runtime library.
Custom Build		Full locale interface, C locale, file descriptor support,
Build Actions		multibytes in printrand scant, and hex tioats in strod.
Linker		
Debugger		Configuration file:
Simulator	=	\$TOOLKIT DIR\$\INC\c\DLib Config Full.h
Angel	-	
CMSIS DAP		Enable thread support in library
GDB Server		Library low-level interface implementation CMSIS
IAR ROM-monitor		None stdout/stderr
I-jet/JTAGjet		Semihosted     Semihosting
J-Link/J-Trace		AD broad and the service of the
TI Stellaris		
Macraigor		
PE micro		
RDI		
ST-LINK		
Third-Party Driver		

Figure 48. Semihosting configuration in IAR™

DocID030181 Rev 2



In such a case, simply use printf() / scanf() functions in the code.

Input and output of the program are displayed in the Terminal I/O window.

## 7.4.2 Keil<sup>®</sup> MDK-ARM μVISION

Keil<sup>®</sup> has no semihosting capability.

### 7.4.3 SW4STM32

From OpenSTM32 IDE version 1.12.0 and upper, a tutorial to set semihosting is accessible in the local SW4STM32 installation as shown in *Figure 49*. Follow *Help -> Help Content -> SystemWorkbench* for STM32 User Guide.



Figure 49. Semihosting procedure in SW4STM32

The local STM32 plugins versions are obtained through *Help* -> *About Eclipse* as shown in *Figure 50* and in *Figure 51*.



Hel	p	About Ediose	0 X	
6	Welcome	Eclipse IDE for C/C++ Developers		
•	Help Contents Search Dynamic Help	Version: Mars.2 Release (4.5.2) Build id: 20160218-0600 (c) Copyright Eclipse contributors and others 2000, 20	016. All =	
8	Key Assist Ctrl+Shift+L Tips and Tricks Report Bug or Enhancement Cheat Sheets	rights reserved. Eclipse and the Eclipse logo are trade the Eclipse Foundation, Inc., https://www.eclipse.org/. Eclipse logo cannot be altered without Eclipse's perm Eclipse logos are provided for use under the Eclipse I trademark guidelines, https://www.eclipse.org/logotr and Java are trademarks or registered trademarks of pediate is efficience.	emarks of	
-	Perform Setup Tasks_	respective owners.		
	Check for Updates Install New Software Installation Details Eclipse Marketplace	C: C C C C C C C C C C C C C C C C C C	ок	

### Figure 50. Getting SW4STM32 reference version (1/2)



Installed Software Installation History Features Plug	-ins Configuration
type filter text	
Name	Version .
🖻 🖗 Mylyn WikiText	2.10.1.v20161129-1925
Native JavaHL 1.8 Implementation (Optional)	6.0.0.I20160427-1700
Native JavaHL 1.9 Implementation (Optional)	6.0.0.I20160427-1700
🖻 🖗 OpenOCD	1.14.0.201705091103 1
OpenSTM32 Help Documentation	1.2.0.201705091103
P P OpenSTM32 IDE	2.0.0.201705091103
OpenSTM32 Linker Script editor	1.11.1.201705091103
P Parameter Provide Amount of the second state of the second st	2.0.0.201705091103
Remote System Explorer End-User Runtime	3.7.2.201610260947
RPM Tools	5 3 0 201702072040
•	4
System Workbench for STM32 - C/C++ Embedded De	velopment Tools for MCU
2) Undate Uninstall	Properties

DocID030181 Rev 2



# 8 Debug through hardware exploration

As a complement to software instrumentation, a user facing a non-working system may take great advantage to monitor STM32 pin states (GPIO or clock among others) with external tools such as oscilloscopes or logic analyzers.

This chapter presents the possibilities offered by STMicroelectronics hardware kits and integrates a complete tutorial to setup the microcontroller clock output (MCO)

## 8.1 Easy pinout probing with STMicroelectronics hardware kits

All STMicroelectronics hardware kits presented in Section 2.1.1 on page 9 offers easy pinout access thanks to their Morpho or Arduino<sup>™</sup> connectors.

The coverage of the pinout by the connectors depends on the board itself as well as on the MCU type. In most cases, a large number of GPIOs are covered.

In order to use this coverage at best, the user is advised to study the board schematics that show the connections between the MCU pins and the connectors. In association with the schematics, the board user manual presents the jumper and solder bridge configurations that modify the routing of pins to connectors.

# 8.2 Microcontroller clock output (MCO)

This feature allows to output one or more internal clock to one or more pins in order to enable measurement through an external tool, typically an oscilloscope.

It can be useful in debug context in order to check that clock settings is as per expectation and help to investigate potential error in clock tree initialization code.

### 8.2.1 Configuration with STM32CubeMX

In STM32CubeMX, MCO stands for master clock output. It is enabled by ticking the Master Clock Output option in the RCC section as shown in *Figure 52*.

OPAMP2     RCC     High Speed Clock (HSE) Disable     Low Speed Clock (LSE) Disable     Master Clock Output     Audio Clock Input (I2S_CKIN)     RTC	PA12 PA11 PA10 PA9 PA8 PC9 PC8	с_мсо
H SPI2	PC7	

Figure 52. MCO pin selection in STM32CubeMX

This allocates a pin labeled RCC\_MCO.



This is typically pin PA8 for all STM32 families.

For Nucleo kits, the PA8 pin is accessible on the D7 pin of the Arduino™ connector.

For other board pin configuration, please refer to the board schematics.

Depending on board or and chip families, other pins can be used if needed and available.

The *Ctrl* + *click* on RCC\_MCO pin command sequence under STM32CubeMX highlights in blue the alternate pin. An example is shown in *Figure 53*.



Figure 53. MCO alternate pin highlight exemple with L073

STM32CubeMX Clock Configuration pane selects the signal to route to pin and the divider as presented in *Figure 54*.




Figure 54. MCO Multiplexer in STM32CubeMX Clock Configuration Pane

The divider allows to output a signal frequency compatible with output capabilities.

#### 8.2.2 HAL\_RCC\_MCOConfig

Independently of the fact that STM32CubeMX is used or not, MCO configuration is done using the hal rcc or LL function:

stm32XXxx\_hal\_rcc.c/ stm32XXxx\_hal\_rcc.h

```
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t
RCC_MCODiv)
```

Examples based on LL drivers are available in STM32Cube libraries (refer to STM32CubeProjectList.html) which configure the GPIO and the related registers depending on source and divider.

They also configure the selected GPIO accordingly:

```
/* Configure the MCO1 pin in alternate function mode */
   GPIO_InitStruct.Pin = MCO1_PIN;
   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
   GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
   GPIO_InitStruct.Pull = GPIO_NOPULL;
   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
   HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
```

Caution: The setting of GPIO speed (OSPEED) must be carefully set.

> OSPEED setting and maximum output frequency value are described in the datasheet of the related MCU in chapter I/O port characteristics.

Max Frequency values are given for a typical load of 50 pF or 10 pF.

If the measure is performed with an oscilloscope, the load of the probe circuitry must be taken into account.



If the frequency of the signal under observation exceeds the GPIO capability (e.g. 216 MHz Sysclock on F7 while GPIO maximum frequency is 100 MHz), use a divider to produce a suitable signal.

The default value in RCC HAL function is the highest (which is good).

In case of a STM32CubeMX generated project, be aware that default value applied in generated  $MX\_GPIO\_init()$  function (executed after MCO config) is the lowest.

In case the output clock is higher than 1 MHz, it is recommended to change this.

A too low OSPEED setting can be suspected in case no signal or very noisy/flatten signal (small amplitude).

A too high setting can be suspected if a signal with a long and high amplitude dumping oscillation is observed (overshoot / undershoot).

### 8.2.3 STM32 Series differences

STM32L4 Series also provides an LSCO (Low Speed Clock Output) on PA2 in order to output LSE or LSI, same as MCO, but with benefit to be still available during stop and standby mode.

Refer to section 6.2.15 Clock-out capability of STMicroelectronics reference manual *STM32L4x5 and STM32L4x6 advanced ARM<sup>®</sup>-based 32-bit MCUs* (RM035) for details.

HAL Function to call is:

void HAL\_RCCEx\_EnableLSCO(uint32\_t LSCOSource)

in stm32l4xx\_hal\_rcc\_ex.c/.h

Note: LSCO is conflicting with UART2 TX (PA2). On Nucleo-64 board, the use of the LSCO board use and the use of the ST-LINK VCP are mutually exclusive.

SB63 must be set in order to get the LSCO signal available on Morpho and Arduino™ connectors.

Refer to the board user manual for details.

STM32F4 and STM32F7 Series devices provide two different MCO outputs given choice of four clocks each as shown in *Figure 55*. Refer also to *Appendix D: Cortex<sup>®</sup>-M debug capabilities reminder on page* 97.





Figure 55. STM32F4/F7 dual MCO capabilities



## 9 From debug to release

It is important to have in mind that most of technics presented in this AN and suitable for debugging have to be properly cleaned to prevent problem while releasing the application.

The following action list can be used as a checklist helping to avoid the most common problems:

- Remove software BKPT instructions or take care to let them inside #ifdef DEBUG statements.
- Ensure printf() uses available data path on final product. Semihosting and SWO cause hardfault otherwise.
- Reestablish Code Optimization level.
- Implement proper Fault Handlers.
- Reset DBGMCU registers to default.



# 10 Troubleshooting

*Table 6* summarizes solutions to overcome some of the most frequent issues faced during debug setting and operation.

Problem	Solution
Connection with target lost during debug of low-power system	Ensure debug in low-power in DBGMCU register is enabled. Ensure SWD pin not set in analog state. Refer to Section 4.1: SWD/JTAG pinout and to Section 4.3: Low-power case.
Fail to get printf via SWO	Refer to Section 7.3: Printf via SWO/SWV.
An unexpected power consumption is measured for a low-power application.	Check that low-power debug in DBGMCU register is OFF. Beware that this register is reset only with a POR (power-on reset). Refer to Section 4.3.
Fail to connect to a board with Normal/System Reset	Try ConnectUnderReset / Hardware Reset connection mode. This resets SWD connection in case it has been disabled by application. Refer to Section 4.2.
Fail to connect on board using ConnectUnderReset/Hardware using ST-LINK	Ensure NRST of ST-LINK is properly connected to MCU NRST (e.g. check SB12 for Nucleo).
Fail to see clock signal on MCO output	Ensure that the clock configured to MCO is in the supported range of the GPIO and that the OSPEED setting is correct. Refer to Section 8.2.
Impossible to evaluate a value or a variable, or impossible to set a breakpoint at a specific line in code	Compiler optimization is probably enabled. Remove it. Refer to <i>Chapter 3: Compiling for debug</i> .

### Table 6. Troubleshooting



This appendix provides a tutorial for the different ways to Read/Write the DBGMCU registers with various tools and IDEs.

## A.1 By the ST-LINK utility

DBMCU registers states are preserved in case of reset. (hard or soft).

This allow to set this register thanks to ST-LINK utility independently from the IDE as in *Figure 56*.

ST-LINK	
Serial Number	
0668FF565251887	067012659   Refresh
Firmware Version	√2J25M14
STM32 Target Info	mation
<b>-</b> .	STM32F301x4-x6-x8/F302x4-x6-x8/F318xx
Target	
Target Voltage	3.3∨
Connection setting:	3
Port	
🔘 JTAG	SWD Frequency ▼ 4,0 MHz
Access Port	
	Access Port 0
Mode	
Connect Under	Reset
Connectonder	
Desethinde	
Resermoue	Hardware Reset
Log Filo	
	Open Containing Folder
✓ Generate Trac	e LOG File

Figure 56. ST-LINK utility Enable Low-Power debug option

ST-LINK provides a tick box allowing to set all the three bits of DBMCU\_CR register at once: DBG\_STANDBY, DBG\_STOP, and DBG\_SLEEP

DocID030181 Rev 2



## A.2 By software

HAL and LL provide functions to set/reset DBGMCU registers.

Refer to STM32Cube\Repository\STM32Cube\_FW\_[MCU] \_[Version]\Drivers\STM32[MCU]xx\_HAL\_Driver\ STM32[MCU]xx\_User\_Manual.chm

*Figure 57* and *Figure 58* show the positions of the DBGMCU registers iwithin the LL and HAL libraries.







	Determ
🖃 🔟 Modules 👘	Return
□ 🕼 STM32L0xx_HAL_Driver	
🗆 🔟 HAL	
HAL Private =	Definitio
🗉 🚸 HAL Exported Constants	
HAL Exported Macros	
🗉 🚸 Defines	STA1
HAL Exported Functions	
Initialization and de-initialization functions	Get Star
Peripheral Control functions	Deferre
Functions	Refere
HAL_DBGMCU_DBG_DisableLowPowerConfig	
HAL_DBGMCU_DBG_EnableLowPowerConfig	Return
HAL_DBGMCU_DisableDBGSleepMode	
HAL_DBGMCU_DisableDBGStandbyMode	
HAL_DBGMCU_DisableDBGStopMode	Definitio
HAL_DBGMCU_EnableDBGSleepMode	
HAL_DBGMCU_EnableDBGStandbyMode	
HAL_DBGMCU_EnableDBGStopMode	STA1
HAL_Delay	
HAL_GetDEVID	Indicate
HAL_GetHalVersion	Indicate

Figure 58. DBGMCU\_CR HAL Library Functions

For M0 Cortex based families (L0/F0) DBGMCU module need to be clocked by setting bit 22 of register RCC\_APB2ENR (refer to the corresponding reference manual) prior to be written.

RCC->APB2ENR | = RCC\_APB2ENR\_DBGMCUEN;

Some HAL macros are also available to Enable/Disable this clock.

\_\_\_HAL\_RCC\_DBGMCU\_CLK\_ENABLE();

HAL\_DBGMCU\_EnableDBGStopMode();

HAL\_DBGMCU\_EnableDBGStandbyMode();

HAL\_DBGMCU\_EnableDBGSleepMode();

\_\_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE();

## A.3 By debugger

In order to avoid debugging specific lines in the source code, there are several possibilities to set DBGMCU registers through debugger interfaces or scripts.



### IAR™ EWARM

Read/Write of DBGMCU registers is possible through the register window as shown in *Figure 59*:

Register	x
DBG 🔹	MCU 🗸
<b>IDCODE</b>	= 0x20036410
<b>□</b> CR	= 0x00000100
- DBG_SLEEP	= 0
DBG_STOP	= 0
- DBG_STANDBY	= 0
- TRACE_IOEN	= 0
- TRACE_MODE	= 0x0
DBG_IWDG_STOP	= 1
DBG_WWDG_STOP	= 0
DBG_TIM1_STOP	= 0
DBG_TIM2_STOP	= 0
DBG_TIN3_STOP	= 0
- DBG_TIN4_STOP	= 0
- DBG_CAN1_STOP	= 0
DBG_I2C1_SMBUS_TIMEOUT	= 0
DBG_12C2_SMBUS_TIMEOUT	= 0
DBG_TIM8_STOP	= 0
DBG_TIN5_STOP	= 0
DBG_TIN6_STOP	= 0
DBG_TIN7_STOP	= 0
□ □ DBG_CAN2_STOP	= 0

Figure 59	. Access to	DBGMCU	reaister with	IAR™
			i ogiotoi mitii	

In case a more permanent setup is required EWARM C-SPY<sup>®</sup> debugger macros enable to define execUserSetup(), which is executed at debugger start prior to program execution.

*Figure 60* shows the *Project Option Debugger -> Setup Pane*.



Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build	Factory Settings
Build Actions Linker Debugger Simulator Angel CMSIS DAP	E       Setup macros         ✓ Use macro file(s)         \$PROJ_DIR\My_DBGMCU_Setup_Macro.mac
GDB Server IAR ROM-monitor I-jet/JTAGjet J-Link/J-Trace TI Stellaris Macraigor PE micro	Devi <u>c</u> e description file <u>O</u> verride default \$TOOLKIT_DIR\$\CONFIG\debugger\ST\STM32L073RZ.ddf
RDI ST-LINK Third-Party Driver TI MSP-FET	▼ OK Cancel

Figure 60. EWARM C-SPY<sup>®</sup> Macro script setting

A basic sample code of  $\tt execUserSetup()$  function used to enable low-power debug on L0 is provided below:

```
execUserSetup(){/* Write a message to the debug log */
__message "L0 DBGMCU Setup IAR Macro \n";
__writeMemory32 (0x00400000, 0x40021034, "Memory"); // Enable clock DBG
__writeMemory32 (0x0000007, 0x40015804, "Memory"); // Enable low-power
Debug in DBG_CR
__writeMemory32 (0x0000001, 0x40015808, "Memory"); // DBG_APB1_FZ Timer2
Stop Enable
```

```
}
```

For further information about feature offer by C-SPY<sup>®</sup> macros please refer to *C-SPY<sup>®</sup> Debugging Guide* available in IAR Help Menu and on www.iar.com.

Note: IAR<sup>™</sup> enables Low-Power debug by default if connected with I-jet<sup>™</sup> or cmis-dap compliant probes.



## Keil<sup>®</sup> MDK-ARM µVision

At runtime, access to the DBGMCU register is possible through *View -> System Viewer -> DBG*.

C:\Users\ga	llieno\workspace\F103\MD	K-ARI	Core Perinherals	
File Edit Vie	w Project Flash Debug	Perip	ADC	
	Status Bar		ADC	•
	Toolbars	•	AFIO	
Řýt   El V			BKP	
Registers 🔳	Project Window		CAN	
Register <3	Books Window		CKC	
R4 ()	Functions Window		DAC	
R5 0.	Templates Window	×	DBG	
R7	Source Browser Window		DMA	•
	Build Output Window		EXII	
R9 💥	Error List Window		FLASH	
R11	Find In Files Window		FSMC	
R12	Command Window		GPIO	
R13	Disassembly Window		12C	•
R15 🖪	Symbols Window		IWDG	
± xPS	Registers Window		NVIC	
Banked Mst &	Call Stack Window		PWR	
PSF	Watch Windows	•	RCC	
⊡ System	Memory Windows	•	RTC	
BAS	Serial Windows	•	SDIO	
FAL	Analysis Windows	•	SPI	
CON	Trace	•	TIM	
Internal Moc	System Viewer	•	USART	•
Priv 🔀	Toolbox Window		USB	
Stac	Pariadia Window Undata	_	WWDG	
Stat	100 20573710		_	
Device t	De sisters		• 1	
E Project	E Registers			
Command				
Load "F103\\	F103.axf"			

Figure 61. Accessing DBGMCU register in Keil<sup>®</sup> MDK-ARM μVision (1/2)



Property	Value
IDCODE	0x20036410
CR	0x0000300
DBG_SLEEP	
DBG_STOP	
DBG_STANDBY	
TRACE_IOEN	
TRACE_MODE	0x00
DBG_IWDG_STOP	
DBG_WWDG_ST	
DBG_TIM1_STOP	
DBG_TIM2_STOP	
DBG_TIM3_STOP	
DBG_TIM4_STOP	
DBG_CAN1_STOP	
DBG_I2C1_SMB	
DBG_I2C2_SMB	
DBG_TIM8_STOP	
DBG_TIM5_STOP	
DBG_TIM6_STOP	
DBG_TIM7_STOP	
DBG_CAN2_STOP	

Figure 62. Accessing DBGMCU register in Keil<sup>®</sup> MDK-ARM µVision (2/2))

Each bit in the register can be set or reset independently.

For a permanent debug configuration, use  $\text{Keil}^{\texttt{R}}$  MDK-ARM  $\mu\text{V}\text{ision}$  initialization file capability.

Debugger script files are plain text files that contain debugger commands. These files are not created by the tools. The user must create them to suit his specific needs. Typically, they are used to configure the debugger or to setup or initialize something prior to running the program.

*Figure 63* shows initialization script setting in *Project option ->Debug Pane*.



### Figure 63. Keil<sup>®</sup> Initialization script setting

Options for Target 'STM32L073RZ_NUCLEO'	X
Device Target Output Listing User C/C++ Asm Linker	Debug Utilities
C     Use Simulator     with restrictions     Settings       ☐     Limit Speed to Real-Time	
Load Application at Startup     Initialization File:	Load Application at Startup     Run to main()     Initialization File:      DGBMCU.ini      Edit
Restore Debug Session Settings	Restore Debug Session Settings

Sample code for Init file setting DBGMCU registers on M0 based MCU (Clock enabling) FUNC void DBGMCUSetup (void) {

```
// DBGMCU configuration
_WDWORD(0x40021034, 0x00400000); // Enable clock DBG
_WDWORD(0x40015804, 0x0000007); // DBG_CR
_WDWORD(0x40015808, 0x0000001); // DBG_APB1_FZ
```

}

DBGMCUSetup();

For further information regarding Keil<sup>®</sup> MDK-ARM  $\mu$ Vision initialization script, refer to http://www.keil.com.



### <u>SW4STM32</u>

By default, SW4STM32 performs the following configuration of DBGMCU:

- Enable Low-Power debug
- Freeze IWDG and WWDG while halt.

Since version V2.0.0 of SW4STM32, this default setting can be changed through the OpenOCD Generator Options GUI in *Debug Configuration -> Debugger Pane* by clicking on the Show generator options as presented in *Figure 64*.

Debug Configurations	X
Create, manage, and run configurations	To a
Image: String and Strin	Name: F4_Test Debug Main Debugger Startup Source Common GDB Setup GDB Command: S(openstm32_compiler_path)\arm-none-eabi-gdb Browse Variables OpenOCD Setup OpenOCD Command: "\$(openstm32_openocd_path)\openocd.exe" Browse Variables OpenOCD Options : Port number: 3333 Configuration Script Automated Generation User Defined Show generator options Script File: \$(ProjDirPath)\F4_Test Debug.cfg Browse
Filter matched 11 of 19 items	Revent Appiy
0	Debug Close

### Figure 64. Access to Generator Options in SW4STM32 V2.0.0

DBGMCU options are available under Reset Mode in the Mode Setup group as shown in *Figure 65*.



reate, manage, and run configurations	
<ul> <li>Type filter text</li> <li>Ac6 STM32 Debugging</li> <li>F103 scratch.elf</li> <li>F4_NoCube Debug</li> <li>F4_Test Debug</li> <li>STM32F103RB_Nucleo.elf</li> <li>C/C++ Application</li> <li>C/C++ Attach to Application</li> <li>C/C++ Remote Application</li> <li>GDB Hardware Debugging</li> <li>Launch Group</li> </ul>	Name:       F4_Test Debug         Main *> Debugger >> Startup *> Source Common         GDB Setup         GDB Command:         \$(openstm32_compiler_path)\arm-none-eabi-gdb       Browse         OpenOCD Setup         OpenOCD Command:         *\$(openstm32_openocd_path)\openocd.exe"         Browse         Variables         OpenOCD Options :         Port number:       3333         Configuration Script         @ Automated Generation @ User Defined         Hide generator options         Script File:       \$(ProjDirPath)\F4_Test Debug.cfg         Browse         Generator Options         Connection Setup       Mode Setup         Interface:       \$WD •• Frequency: 4 MHz •• P         * Enable debug in low power modes       * Stop watchdog counters when halt
Filter matched 11 of 19 items	Revert Apply

Figure 65. Generator Options debug MCU in SW4STM32 V2.0.0

If needed, the DBGMCU value can be changed at run time through the I/O Registers window as shown in *Figure 66*.



Image: Double-click on register to fetch value       Hex value       Binary value       Reset val       Access       Address         ▷ △ ADC	- 8
RegisterHex valueBinary valueReset valAccessAddress	<b>6</b>
ADC         Image: Constraint of the im	De ^
> CAN         Image: CAN </td <td>An</td>	An
>> DAC         Image: Marking State (Marking Stat	Co
Image: DBG         Image:	Dic
4 MM DBG         Image: constraint of the state of	De
Image: bit index in	De
4 IIII CR         0x00000307         000000000000000000000000000000000000	DB
Image: DBG_SLEEP (bit 0)         0x1         I Set         Image: DBG_STOP (bit 1)         0x1         1           Image: DBG_STANDBY (bit 2)         0x1         1         Image: DBG_STANDBY (bit 2)         0x1         1           Image: DBG_STANDBY (bit 2)         0x1         1         Image: DBG_STANDBY (bit 2)         0x1         1           Image: DBG_STANDBY (bit 2)         0x1         1         Image: DBG_STANDBY (bit 2)         0x1         Image: DBG_STANDBY (bit 2)         Image: DBG_STANDBY (bit 3)         0x0         0         Image: DBG_STOP (bit 3)         <	DB
Image: DBG_STOP [bit 1]       0x1       1         Image: DBG_STANDBY [bit 2]       0x1       1         Image: DBG_STANDBY [bit 2]       0x1       1         Image: DBG_STANDBY [bit 2]       0x0       0         Image: DBG_INDER [bit 5]       0x0       00         Image: DBG_INDG_STOP [bit 8]       0x1       1         Image: DBG_VNDG_STOP [bit 9]       0x1       1         Image: DBG_TIM1_STOP [bit 10]       0x0       0         Image: DBG_TIM2_STOP [bit 11]       0x0       0	DB
Image: DBG_STANDBY [bit 2]         0x1         1           Image: TRACE_IOEN [bit 5]         0x0         0           Image: TRACE_MODE [bits 7-6]         0x0         00           Image: TRACE_MODE [bits 7-6]         0x0         00           Image: DBG_IWDG_STOP [bit 8]         0x1         1           Image: DBG_WWDG_STOP [bit 9]         0x1         1           Image: DBG_TIM1_STOP [bit 10]         0x0         0           Image: DBG_TIM2_STOP [bit 11]         0x0         0	DB
Image: TRACE_JOEN [bit 5]       0x0       0         Image: TRACE_MODE [bits 7-6]       0x0       00         Image: TRACE_MODE [bits 7-6]       0x1       1         Image: TRACE_MODE [bit 9]       0x1       1         Image: TRACE_MODE [bit 10]       0x0       0         Image: TRACE_MODE [bit 11]       0x0       0	DB
Image: Note of the state of the st	TR
Image: DBG_IWDG_STOP [bit 8]         0x1         1           Image: DBG_WWDG_STOP [bit 9]         0x1         1           Image: DBG_TIM1_STOP [bit 10]         0x0         0           Image: DBG_TIM2_STOP [bit 11]         0x0         0	TR
Image: DBG_WWDG_STOP [bit 9]         0x1         1           Image: DBG_TIM1_STOP [bit 10]         0x0         0           Image: DBG_TIM2_STOP [bit 11]         0x0         0	DB
Im         DBG_TIM1_STOP [bit 10]         0x0         0           Im         DBG_TIM2_STOP [bit 11]         0x0         0	DB
DBG_TIM2_STOP [bit 11]     0x0     0	DB
	DB _
DBG_TIM3_STOP [bit 12]     0x0     0	DB =
DBG_TIM4_STOP [bit 13]     0x0     0	DB
DBG_CAN1_STOP [bit 14]     0x0     0	DB
DBG_I2C1_SMBUS_TIMEOUT [bit 15]     0x0     0	DB
DBG_I2C2_SMBUS_TIMEOUT [bit 16]     0x0     0	DB
DBG_TIM8_STOP [bit 17]     0x0     0	DB
DBG_TIM5_STOP [bit 18]     0x0     0	DB
DBG_TIM6_STOP [bit 19]     0x0     0	DB
DBG_TIM7_STOP [bit 20]     0x0     0	DB
DBG_CAN2_STOP [bit 21]     0x0     0	DB
	CR T

Figure	66 Runtime	R/W access	to:	DBGMCII re	aister with	SW4STM32
Iguie	oo. Kunume		ιυ	DDGMCOTE	gister with	344311432

Note:

All DBGMCU registers values are kept while reset. Pay attention to not let a debug or unwanted state when returning to normal execution. (refer to Chapter 9: From debug to release on page 76).



# Appendix B Use Nucleo "cutted" ST-LINK as stand-alone VCP

As stated in *Section 7.2: Printf via UART on page 59*, it is required to have an adapter between MCU and PC to setup a proper serial connection.

Design constraints may prevent to use the default UART connected to VCP, or may require another serial connection with the PC.

In such a case, it is simpler and cheaper to use another Nucleo board instead of getting the appropriate RS232 level shifter.

The "Cuttable PCB" capabilities of the Nucleo-64 and Nucleo-144 boards represent their capacity to disconnect on-board ST-LINK from STM32 application part.

The simple way to disconnect the ST-LINK part from the MCU application part is to power off the MCU by removing jumper J5. This is indicated by the fact that LED LD3 is off when a USB cable is connected. This configuration is presented in As show in *Figure* 67.



Figure 67. ST-LINK cuttable part of Nucleo

In this case the ST-LINK part can be used as a stand-alone module.

- 1. As debugger interface to program and debug an external application as documented in the user manual
  - STM32 Nucleo-144 board: section 6.3.4 of Using ST-LINK/V2-1 to program and debug an external STM32 application (UM1974)
  - STM32 Nucleo-64 board: Using ST-LINK/V2-1 to program and debug an external STM32 application (UM1724)
- 2. As an alternative and/or additional Virtual-COM port



DocID030181 Rev 2

Any available UART of the STM32 application can be connected to the CN3 connector of the ST-LINK part.

*Figure 68* illustrates a project using NUCLEO-F302R8 is using ST-LINK part of a NUCLEO-L476RG for connection of UART1 to the host.

UART1 RX PC5 is routed via Morpho Connector CN10 Pin 6 to CN3 TX of NUCLEO-L476RG ST-LINK.

UART1 TX PC4 is routed via Morpho Connector CN10 Pin 34 to CN3 RX of NUCLEO-L476RG ST-LINK.



Figure 68. Using ST-LINK stand-alone part of Nucleo-L476RG as VCP

With this setup, on the PC side, two Virtual-COM ports are available with potentially two different serial channels:

- 1. Nucleo-F302R8 UART2 (native default VCP) to COM4
- 2. Nucleo-F302R8 UART1 (VCP through Nucleo-L476RG) to COM8



Figure 69. Virtual-COM port on PC side

© TCP/ <u>I</u> P	Hos <u>t</u> :	localhost		▼
		✓ History		
	Service:	🔿 Te <u>l</u> net	TCP port#: 22	
		⊚ <u>s</u> sh	SSH version: SSH2	<b>▼</b>
		Other	Proto <u>c</u> ol: UNSPEC	•
◙ S <u>e</u> rial	Po <u>r</u> t:	COM1: Com	munications Port (COM1)	-
		COM1: Comi	munications Port (COM1)	
	ок	COM4: STMi	croelectronics STLink Virt	ual COM Port (CO
		COM8: STMI	croelectronics STLink Virt	ual COM Port (CO

Note: This usage implies to have several targets connected to a single host PC.

In order to properly identify the target and the VCP, refer to *Appendix C: Managing various targets on the same PC*.



## Appendix C Managing various targets on the same PC

This appendix provides hints to identify and control the connection to a specific target among several ones using ST-LINK probe.

Each ST-LINK connection is identified by a serial number.

In order to correlate a serial number with a board, it is advised to use the ST-LINK utility.

Open the setting pane (*Target -> Settings*).

At the top of the screen, the serial number pick list contains all connected ST-LINK probes. By selecting one, access to the target is generated, making blinking of the related ST-LINK LED switch from red to green.

ST-LINK Serial Number	
0671FF574857847 0671FF574857847 0668FF565251887 Hirmware Version	167073737 ▼ Refresh 167073737 067012659 V2J27M15
STM32 Target Infor	mation
Target	STM32L4x1/L4x5/L4x6
Target Voltage	3.2∨ ▼
Connection settings	3
Port	SWD Frequency ▼ 4,0 MHz
Access Port	Access Port 0
Mode	
Connect Under I	Reset 🔹 Enable debug in Low power mode
Reset Mode	Hardware Reset
Log File	
📝 Generate Trac	e LOG File Open Containing Folder
	OK Cancel

Figure 70. ST-LINK utility target selection pick list

Once the target is identified, it is possible to copy the S/N from the console in the clip-board as shown in *Figure 71*.



STM32 ST-LINK Utility								
File Edit View Target ST-LINK External Loader Help								
8 🖬 🏺	Ç. 🔗 🕉	<b> i</b>						
Memory display Device STM32F301x4-x6-x8/F302x4-x6-x8/F318xx								
Device ID 0x439							0x439	
Address: 0x	₩000000 +	Size: 0	x1000	Data Width:	32 bits 🔻	Revision ID	Rev Z	
			7			Flash size	64KBytes	
Device Memory	@ 0x08000000	: Binary File					LiveUpdate	
Target memory,	Address range:	: [0x0800000	0x08001000]					
Address	0	4	8	C ASCII				
0x0800000	20000540	08003BB5	08003BD9	08003BDD @ μ;Ù;Ý;				
0x08000010	08003BE1	08003BE5	08003BE9	00000000 á;å;é;				
•	1	II.					4	
10:26:34 : ST-L	NK SN : 0668F	F56525188706	7012659					
10:26:34 : ST-L	NK Firmware v	ersion : V2J25	M14					
10:26:34 : Conn 10:26:34 : SWD	ected via SWD. Frequency = 4	0 MHz						
10:26:34 : Conn	ection mode : (	Connect Under	Reset.					
10:26:34 : Debu	g in Low Power	mode enable	d.					
10:26:35 : Devic	e ID:0x439 o flach Sizo : 6	4KPuton						
10:26:35 : Device flash Size : 64KBytes							-	

Figure 71. Getting target ST-LINK S/N from the console

The next sections detail the selection of a specific target with each of the main IDEs considered in this application note.

### IAR™ EWARM

The first time a debug session is launched while several targets are connected, a Debug Probe Selection window pops up.

A list of connected targets is displayed, identified by the last four bytes of the ST-LINK S/N as illustrated in *Figure* 72.

Figure 72. IAR™ Debug Probe Selection pop-up window

Please select one of the following found probe(s)	
67012659 [no name] (ST-Link/V2-1) 67073737 [no name] (ST-Link/V2-1)	ОК
	Cancel
	Edit Nickname

It is recommended to use the Edit Nickname feature to ease board identification in anticipation of further connection as shown in *Figure* 73.



ebug Probe Selection	
Please select one of the following found probe(s)	
67012659 [NUCLEO-F302R8] (ST-Link/V2-1) 67073737 [NUCLEO-L476RG] (ST-Link/V2-1)	OK Cancel
	Edit Nickname

Figure 73. IAR™ Debug Probe Selection with nickname

**Important:** The pop-up window is displayed only at first time. The selection made is then applied by default to further connections. Changing this initial selection requires that the "Debug Probe Selection" display is forced by setting the "Always prompt for probe selection" option in *Option -> ST-LINK -> Setup* as shown in *Figure 74*.

Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro	Setup       Communication       Breakpoints         Emulator       ST-LINK v2       Serial no:         Image: Strain and the selection       Image: Strain and the selection         Reset       Image: Swide       Image: Swide         Interface       Interface speed       Access Port         Interface       Interface speed       Image: Swide         Image: Swide       Image: Swide       Image: Specify
Third-Party Driver TI MSP-FET TI XDS	

Figure 74. Probe selection prompt setting on IAR™



## Keil<sup>®</sup> MDK-ARM µVision

The list of connected targets is visible in ST-LINK debug pane (*Options -> Debug -> ST-LINK -> Settings -> Debug Pane*) as presented in *Figure 75*.

	-SW Devic	e				
Unit ST-LINK/V2-1		IDCODE	Device Name	M	love	
Gerial Number:	SWDIO	0x2BA01477	ARM CoreSight SW-DP		Up	
0668FF565251887067012659				C	)own	
HW Version: V2-1	- k					
FW Version: V2J25M14	Automatic Detection ID CODE:     C Manual Configuration Device Name:					
Port SW 🔻						
Max Clock: 4MHz	Add	Delete	Update IR len:			
ebug Connect & Reset Options			- Cache Options	- Download Options		
Connect under Reset V Rese	t Autodetec	t 🔻	Cache Code	Verify Code Downloa	ad	
Reset after Connect			Cache Memory	Download to Elash		
Denvell			ļ ļ	1 ?		
Connect under Reset 💌 Rese 7 <u>R</u> eset after Connect	t Autodetec	t <u>-</u>	<ul> <li>✓ Cache <u>C</u>ode</li> <li>✓ Cache <u>M</u>emory</li> </ul>	☐ ⊻erify Code Downloa ☐ Download to <u>F</u> lash	ad	

Figure 75. Keil<sup>®</sup> ST-LINK selection

In the Debug Adapter section, the pick list allows to select among all connected targets.

At selection it can be observed a brief activity of the ST-LINK LED of the related board and the Serial Number is displayed.

The selection is stored for the next connections.

### SW4STM32

It is possible to force the connection to a specific target using the ST-LINK S/N. In **Debug Configurations** -> **Debugger Pane**, add the following OpenOCD option:

-c hla\_serial [ST-LINK S/N]

*Figure* 76 illustrates the setting of an OpenOCD option for forcing a connection.



Debug Configurations							
reate, manage, and run configu	rations	- The second sec					
' 🗎 🗶 🕒 🎲 ▼	Name: F4_Test Debug						
ype filter text	📄 Main 🏇 Debugger 🕞 Startup 🦆 Source 🔲 Common						
Ac6 STM32 Debugging S [102 correction of f	GDB Setup	GDB Setup					
F4 NoCube Debug	GDB Command:						
F4_Test Debug	{openstm32_compiler_path}\arm-none-eabi-gdb	Browse Variables					
SIM32F103RB_Nucleo.elf C/C++ Application	OpenOCD Setup						
C/C++ Attach to Application	OpenOCD Command:						
<ul> <li>C/C++ Postmortem Debugger</li> <li>C/C++ Remote Application</li> <li>GDB Hardware Debugging</li> </ul>	"\${openstm32_openocd_path}\openocd.exe"	Browse Variables					
	OpenOCD Options : "-c hla_serial 0673FF575056805087055344"	÷					
Eauler Group	Port number: 3333	J.					
	Configuration Script						
	Automated Generation      User Defined	generator options					
	Script File: \${ProjDirPath}\F4_Test Debug.cfg	Browse					
	Rev	vert Apply					
Iter matched 11 of 19 items							
?)		bug Close					

### Figure 76. Forcing specific ST-LINK S/N with SW4STM32



### AN4989

# Appendix D Cortex<sup>®</sup>-M debug capabilities reminder

STM32 Series 😜	Cortex type	SWD	JTAG	ЕТМ	swo	Hardware breakpoints	Core Reset	MCO <sup>(1)</sup>
L0/F0	M0/0+	Yes	No	No	No	4	No	1
F1/L1/F2	M3	Yes	Yes	Yes <sup>(2)</sup>	Yes	6	Yes	1
F3/F4/L4	M4	Yes	Yes	Yes <sup>(2)</sup>	Yes	6	Yes	2 <sup>(2)</sup>
F7/H7	M7	Yes	Yes	Yes <sup>(2)</sup>	Yes	8	Yes	2 <sup>(2)</sup>

STM32 families debug capabilities depend on their Cortex<sup>®</sup>-M type.

Table 7. STM32 Series vs. debug capabilties

1. Microcontroller Clock Output (refer to Section 8.2: Microcontroller clock output (MCO) on page 71)

2. Depends on package size. Check availability in the Pin Allocation Table in the related datasheet.

For more details, refer to the related Cortex<sup>®</sup> ARM<sup>®</sup> documentation.



## **Revision history**

Date	Revision	Changes
16-Jun-2017	1	Initial release.
29-Jun-2017	2	Added Table 1: Applicable products.

### Table 8. Document revision history



### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved



DocID030181 Rev 2