Pages: 1 2 3 [4]
|
![Print Print](YaBBImages/print.gif) |
|
|
Author
|
Topic: Vorstellung: Odyssey-II von N7DDC (Read 36813 times)
|
|
|
SP9BSL
positron alter Hase
![*](YaBBImages/star.gif) ![*](YaBBImages/star.gif) ![*](YaBBImages/star.gif) ![*](YaBBImages/star.gif)
Offline
Posts: 443
![](YaBBImages/avatars/blank.gif)
|
![](YaBBImages/xx.gif) |
Re:Vorstellung: Odyssey-II von N7DDC
« Reply #46 on: 19. May 2020, 07:36:01 »
|
|
Hi, Each receiver needs about 5k of macrocells in FPGA, the transmiter about 4k. The device that David used has 55.8k and current firmware occupies 83% of resources - the 46k. There is also high demand for resources for Ethernet and general communication. On the board i see the VNA output, so in the fpga there is some space used for it.
|
|
Logged
|
73 Slawek
|
|
|
Pages: 1 2 3 [4]
|
|
|
|
|
|
|